

Title	Low-frequency noise in junctionless multigate transistors
Authors	Jang, Doyoung;Lee, Jae Woo;Lee, Chi-Woo;Colinge, Jean-Pierre;Montes, Laurent;Lee, Jung Il;Kim, Gyu Tae;Ghibaudo, G.
Publication date	2011
Original Citation	Jang, D., Lee, J. W., Lee, C.-W., Colinge, J.-P., Montès, L., Lee, J. I., Kim, G. T. and Ghibaudo, G. (2011) 'Low-frequency noise in junctionless multigate transistors', Applied Physics Letters, 98(13), pp. 133502. doi: 10.1063/1.3569724
Type of publication	Article (peer-reviewed)
Link to publisher's version	<a href="http://aip.scitation.org/doi/abs/10.1063/1.3569724">http://aip.scitation.org/doi/abs/10.1063/1.3569724</a> - 10.1063/1.3569724
Rights	© 2011 American Institute of Physics. This article may be downloaded for personal use only. Any other use requires prior permission of the author and AIP Publishing. The following article appeared in Jang, D., Lee, J. W., Lee, C.-W., Colinge, J.-P., Montès, L., Lee, J. I., Kim, G. T. and Ghibaudo, G. (2011) 'Low-frequency noise in junctionless multigate transistors', Applied Physics Letters, 98(13), pp. 133502 and may be found at <a href="http://aip.scitation.org/doi/abs/10.1063/1.3569724">http://aip.scitation.org/doi/abs/10.1063/1.3569724</a>
Download date	2024-04-27 15:46:23
Item downloaded from	<a href="https://hdl.handle.net/10468/4324">https://hdl.handle.net/10468/4324</a>



# UCC

**University College Cork, Ireland**  
Coláiste na hOllscoile Corcaigh

## Low-frequency noise in junctionless multigate transistors

Doyoung Jang, Jae Woo Lee, Chi-Woo Lee, Jean-Pierre Colinge, Laurent Montès<sup>\*</sup>, Jung Il Lee, Gyu Tae Kim<sup>\*</sup>, and Gérard Ghibaudo

Citation: *Appl. Phys. Lett.* **98**, 133502 (2011); doi: 10.1063/1.3569724

View online: <http://dx.doi.org/10.1063/1.3569724>

View Table of Contents: <http://aip.scitation.org/toc/apl/98/13>

Published by the [American Institute of Physics](#)

---

### Articles you may be interested in

[Junctionless multigate field-effect transistor](#)

*Applied Physics Letters* **94**, 053511 (2009); 10.1063/1.3079411

[Reduced electric field in junctionless transistors](#)

*Applied Physics Letters* **96**, 073510 (2010); 10.1063/1.3299014

[Simulation of junctionless Si nanowire transistors with 3 nm gate length](#)

*Applied Physics Letters* **97**, 062105 (2010); 10.1063/1.3478012

[Mobility improvement in nanowire junctionless transistors by uniaxial strain](#)

*Applied Physics Letters* **97**, 042114 (2010); 10.1063/1.3474608

[Low subthreshold slope in junctionless multigate transistors](#)

*Applied Physics Letters* **96**, 102106 (2010); 10.1063/1.3358131

[Gate-all-around junctionless silicon transistors with atomically thin nanosheet channel \(0.65 nm\) and record sub-threshold slope \(43 mV/dec\)](#)

*Applied Physics Letters* **110**, 032101 (2017); 10.1063/1.4974255

---



## Low-frequency noise in junctionless multigate transistors

Doyoung Jang,<sup>1,2,3</sup> Jae Woo Lee,<sup>2,3</sup> Chi-Woo Lee,<sup>4</sup> Jean-Pierre Colinge,<sup>4</sup> Laurent Montès,<sup>2,a)</sup> Jung Il Lee,<sup>1</sup> Gyu Tae Kim,<sup>3,b)</sup> and Gérard Ghibaudo<sup>2</sup>

<sup>1</sup>Korea Institute of Science and Technology, Sungbuk-gu, Seoul 136-791, Republic of Korea

<sup>2</sup>IMEP-LAHC, Grenoble INP-MINATEC, 3 Parvis Louis Néel, 38016 Grenoble, France

<sup>3</sup>School of Electrical Engineering, Korea University, Seoul 136-701, Republic of Korea

<sup>4</sup>Tyndall National Institute, University College Cork, Lee Maltings, Cork, Ireland

(Received 7 February 2011; accepted 3 March 2011; published online 28 March 2011)

Low-frequency noise in n-type junctionless multigate transistors was investigated. It can be well understood with the carrier number fluctuations whereas the conduction is mainly limited by the bulk expecting Hooge mobility fluctuations. The trapping/release of charge carriers is related not only to the oxide-semiconductor interface but also to the depleted channel. The volume trap density is in the range of  $6\text{--}30 \times 10^{16} \text{ cm}^{-3} \text{ eV}^{-1}$ , which is similar to Si–SiO<sub>2</sub> bulk transistors and remarkably lower than in high-*k* transistors. These results show that the noise in nanowire devices might be affected by additional trapping centers. © 2011 American Institute of Physics. [doi:10.1063/1.3569724]

Measurement of low-frequency (LF) noise in electronic devices is a powerful technique for studying the electrical transport and evaluating the device interface quality. The LF noise is known to be attributed to either Hooge mobility fluctuations (HMFs) or to carrier number fluctuations (CNFs) depending on the prevalence of the bulk or the surface conduction, respectively.<sup>1,2</sup> In metal-oxide-semiconductor field effect transistors (MOSFETs), which are generally operated in inversion-mode (surface conduction), the CNFs stem from carrier trapping/release at oxide-semiconductor interface, whereas the HMFs could prevail for bulk operated devices.<sup>3–5</sup> Recently, a proposed device without any junctions between the channel and the source/drain, called the “junctionless transistor” (JLT) has been proposed to overcome some issues such as short-channel effects.<sup>6</sup> The JLT is fully depleted below threshold. Above threshold the current flows through the bulk of the silicon, and an accumulation channel can be formed if the gate voltage is increased to sufficiently large values.<sup>7</sup> It has some advantages over surface-channel devices; less degradation of the mobility and near-ideal subthreshold slope.<sup>8,9</sup> In this paper, we report the LF noise behavior in an n-type JLT in which the drain current mainly flows through a bulk channel. An additional conduction was considered in a lightly accumulated channel when the gate voltage is large enough.

A device schematic and a cross-sectional view of an n-type JLT are shown in Fig. 1(a) (insets). JLTs were fabricated on a standard Unibond<sup>®</sup> silicon-on-insulator substrate. The top silicon layer was thinned down to a thickness of 5–10 nm and multigate structured nanowires were patterned by electron-beam lithography. The fin widths ( $W_{fin}$ ) of the nanowires were defined from 30, 40, and 50 nm. A 10-nm-thick SiO<sub>2</sub> gate oxide was then thermally grown, such that each  $W_{fin}$  was reduced by approximately 10 nm to values of 20, 30, and 40 nm. Owing to the etching and oxidation process, the devices have an omega-gate structure. The nanowires were uniformly n<sup>+</sup> doped ( $1\text{--}2 \times 10^{19} \text{ cm}^{-3}$ ) by ion

implantation (channel, source, and drain). To achieve the full depletion of the channel for the off-state, a p<sup>+</sup> polysilicon gate electrode was used (work function=5.25 eV). The channel length is 1 μm.

Static and noise measurement were simultaneously performed in a dark box at room temperature. The back gate (substrate) was grounded. Typical transfer characteristics ( $I_d$ – $V_g$  curves) in the linear regime ( $V_d=50 \text{ mV}$ ) with different values of  $W_{fin}$  are shown in Fig. 1(a). When the device is turned off, the n<sup>+</sup> doped channel is fully depleted by the




FIG. 1. (Color online) (a)  $I_d$ – $V_g$  characteristics with different  $W_{fin}$  at  $V_d=50 \text{ mV}$ . A device schematic and a cross-section view of a JLT (inset). (b) Drain current noise power spectrum ( $S_{I_d}$ ) as a function of the frequency for  $V_g$  varying from 0.2 to 2.0 V. They exhibit 1/*f*-like (left) or Lorentzian (right) noise depending on the samples.

<sup>a)</sup>Electronic mail: laurent.montes@minatec.inpg.fr.

<sup>b)</sup>Electronic mail: gtkim@korea.ac.kr.

difference of the work function between the p<sup>+</sup> doped gate electrode and the channel. The estimated flat-band voltage [ $V_{fb}=(E_{F\_channel}-E_{F\_gate})/q$ ] is approximately 1–1.1 V. When  $V_g$  is increased, the depletion region in the channel is gradually removed and an un-depleted (neutral) n<sup>+</sup> channel is formed in the center of the device. Moreover, when  $V_g > V_{fb}$ , an accumulation channel is added to the total conduction. The largest part of the current in the JLTs is due to bulk conduction, but the formation of a surface accumulation channel is also observed at high  $V_g$ .

From the LF noise measurement, the drain current noise power spectrum ( $S_{I_d}$ ) was obtained as changing  $V_g$  between 10 Hz and 10 kHz as shown in Fig. 1(b). The noise exhibits, depending on the samples, a  $1/f$  like (left) or Lorentzian (right) behavior in the subthreshold region, converging to essentially  $1/f$  noise above the threshold region. For HMF, the LF noise can be described by the following empirical relationship:

$$\frac{S_{I_d}}{I_d^2} = \frac{\alpha_H}{N_c} \frac{1}{f^\gamma} = \frac{q\alpha_H\mu_{bulk}V_d}{f^\gamma I_d L^2}, \quad (1)$$

where  $I_d(=qN_c\mu_{bulk}V_d/L^2)$  is the drain current (A),  $\alpha_H$  the Hooge constant,  $N_c$  the total number of charge carriers,  $f$  the frequency (Hz),  $\mu_{bulk}$  the bulk mobility ( $\text{cm}^2/\text{Vs}$ ),  $L$  the channel length, and  $\beta$ ,  $\gamma$  the scaling exponents. The scaling exponents are estimated to be 2 and 1, respectively. There are two models to explain the origin of the LF noise; one is the HMF model defined by Eq. (1) and the other is based on the number fluctuation of charge carriers correlated with mobility fluctuations (CNF+CMF).<sup>5,10</sup> The mobility fluctuations are due to Coulombic scattering by trapped charges. Unlike the HMF model for bulk conduction, the CNF+CMF model is well defined for surface conduction, and the noise can be expressed by,

$$\frac{S_{I_d}}{I_d^2} = S_{V_{fb}} \cdot \left(1 + \alpha_C \mu_{eff} C_{ox} \frac{I_d}{g_m}\right)^2 \cdot \left(\frac{g_m}{I_d}\right)^2, \quad (2)$$

where  $S_{V_{fb}}$  is the flat-band voltage power spectrum ( $\text{V}^2/\text{Hz}$ ),  $\alpha_C$  the Coulomb scattering parameter which is relevant to mobility fluctuations ( $\text{Vs/C}$ ),  $\mu_{eff}$  the effective mobility ( $\text{cm}^2/\text{Vs}$ ),  $C_{ox}$  the oxide capacitance per unit area ( $\text{F}/\text{cm}^2$ ), and  $g_m (= \partial I_d / \partial V_g)$  the transconductance. The  $S_{V_{fb}}$  arises from tunneling process at the oxide interface:

$$S_{V_{fb}} = \frac{q^2 k_B T \lambda N_t}{f W L C_{ox}^2}, \quad (3)$$

where  $q$  is the electronic charge,  $k_B$  the Boltzmann constant,  $T$  the temperature (K),  $\lambda$  the oxide tunneling length (cm),  $N_t$  the volume oxide trap density ( $\text{cm}^{-3} \text{eV}^{-1}$ ), and  $W$  the total channel width. These equations indicate that the normalized noise spectrum ( $S_{I_d}/I_d^2$ ) is proportional to  $1/I_d$  in the HMF model whereas it varies as  $(g_m/I_d)^2$  in the CNF+CMF model.

To identify the noise source,  $S_{I_d}/I_d^2$  is plotted in a log-log scale as a function of  $I_d$  in Fig. 2(a). The noise spectrum predicted by the CNF+CMF model is verified over a large current range, both below and above threshold. The noise predicted by the HMF model is also shown by the straight dashed line in Fig. 2(a). It is clearly not able to explain the LF noise dependence on drain current from below to above threshold region. Figure 2(a) clearly indicates that the noise




FIG. 2. (Color online) (a)  $\log(S_{I_d}/I_d^2) - \log(I_d)$  was compared with the CNF+CMF and the HMF model for  $W_{fin}=20$  nm. (b) Extracted volume trap density ( $N_t$ ) of JLTs with different  $W_{fin}$ .

in JLTs is affected by trapping/release of carriers even though the conduction takes mostly place in the bulk of the devices. Using the Eqs. (2) and (3),  $N_t$  and  $\alpha_C$  can be calculated, providing the information on the quality of the oxide interface and the mobility fluctuations by the trapped charges, respectively. The calculated  $N_t$  values range from  $6 \times 10^{16}$  to  $3 \times 10^{17} \text{ cm}^{-3} \text{ eV}^{-1}$  with  $\lambda=1 \times 10^{-8} \text{ cm}$  [Fig. 2(b)].<sup>11</sup> These values are similar to those typical in state-of-the-art bulk transistors and considerably smaller than in high- $k$  MOSFETs where  $N_t=10^{19}-10^{20} \text{ cm}^{-3} \text{ eV}^{-1}$ .<sup>12-14</sup> The value of  $\alpha_C$  ranges from  $1.1 \times 10^4$  to  $5.1 \times 10^5 \text{ V s/C}$ , indicating that CMF play an important role in the high current region.<sup>11</sup> It can be assumed that these mobility fluctuations are due to Coulombic scattering by charged traps.

In spite of the good interpretation of the CNF+CMF model for the JLTs, it is difficult to understand the effect of traps at the oxide-semiconductor interface in subthreshold region. Because the silicon-gate oxide interfaces are depleted in that regime, and the conduction path is in the center of the nanowire, away from the gate oxide interfaces. A possible explanation is the fluctuation of the channel thickness when the device is partially depleted. This effect arises from the presence of Shockley-Read-Hall generation/recombination centers in the Debye transition region between the neutral channel and the depletion region.<sup>15</sup> This effect has been observed in junction FETs or in four-gate FETs (G<sup>4</sup>-FETs).<sup>16,17</sup> Fluctuations of the depleted region can give rise to the generation-recombination (g-r) noise that is characterized by a Lorentzian spectral distribution. When the noise power plotted as a function of  $V_g$ , the g-r noise component reaches a peak near threshold as shown in Fig. 3(a).<sup>18,19</sup> When  $V_g > V_{fb}$ , on the other hand, the depletion region disappears which will decrease the g-r noise in spite of the presence of




FIG. 3. (Color online) Drain current noise power ( $S_{id} \cdot f$ ) as a function of (a) the gate voltage  $V_g$  with different  $W_{fin}$  and (b) the drain current  $I_d$  at  $V_d = 50$  mV and 1 V. The inset shows the influence of traps at the oxide interface and in depletion region according to the conduction.

a surface accumulation channel.<sup>20</sup> The accumulation channel contributes to the total noise as a result of fluctuations at the oxide-semiconductor interface. The peak at threshold disappears in wide devices, which might be due to the larger size of the bulk conduction region.

In Fig. 3(b), the LF noises generated by the depletion and the accumulation are compared for the different  $V_d$  values. For  $V_d = 50$  mV, the noise power increases as  $I_d^2$  below the threshold, however, it rises again for large gate voltages, as it does in Fig. 3(a) due to conduction in the surface accumulation. Such behavior is not observed for the case of  $V_d = 1$  V because there exists only partial depletion of the silicon near the drain and no accumulation layer is formed near the drain. Hence, the noise originating from the surface conduction could not be observable.

In conclusion, the LF noise in JLTs was well explained by the CNF+CMF model indicating the trapping and detrapping of charge carriers. The JLT exhibits two kinds of noise sources as far as CNFs are concerned: one is due to channel thickness fluctuations in the depletion region and the other

is due to carrier concentration fluctuation at the oxide-semiconductor interface in the accumulation region. The relative contribution of the noise sources in JLTs might be a diagnostic index for the quality of the JLTs such as the uniformity of the line width of the channel.

This work has been partly supported by European project SQWIRE under Grant Agreement No. 257111, National Research Foundation of Korea (NRF) grant (Converging Research Center program, Grant No. 2010K000981, WCU Grant No. R32-2008-000-10082-0, GRL Grant No. M6060500007-06A0500-00710, 2005-2002369), CNRS-KIST LIA collaboration, Nanoscience Foundation, Science Foundation Ireland under Grant No. 05/IN/I888, and European Community (EC) Seventh Framework Program through the Networks of Excellence NANOSIL and EUROSIO+ under Contract Nos. 216171 and 216373.

<sup>1</sup>F. N. Hooge, *IEEE Trans. Electron Devices* **41**, 1926 (1994).

<sup>2</sup>A. L. McWhorter, *Semiconductor Surface Physics* (University of Pennsylvania, Philadelphia, 1957), pp. 207–228.

<sup>3</sup>L. K. J. Vandamme and M. Macucci, *AIP Conf. Proc.* **800**, 436 (2005).

<sup>4</sup>E. Simoen, A. Mercha, C. Claeys, and N. Lukyanchikova, *Solid-State Electron.* **51**, 16 (2007).

<sup>5</sup>G. Ghibaudo, O. Roux, C. H. Nguyen-Duc, F. Balestra, and J. Brini, *Phys. Status Solidi A* **124**, 571 (1991).

<sup>6</sup>C. W. Lee, A. Afzal, N. Dehdashti Akhavan, R. Yan, I. Ferain, and J. P. Colinge, *Appl. Phys. Lett.* **94**, 053511 (2009).

<sup>7</sup>J. P. Colinge, C. W. Lee, A. Afzal, N. Dehdashti Akhavan, R. Yan, I. Ferain, P. Razavi, B. O'Neill, A. Blake, M. White, A. M. Kelleher, B. McCarthy, and R. Murphy, *Nat. Nanotechnol.* **5**, 225 (2010).

<sup>8</sup>J. P. Colinge, C. W. Lee, I. Ferain, N. Dehdashti Akhavan, R. Yan, P. Razavi, R. Yu, A. N. Nazarov, and R. T. Doria, *Appl. Phys. Lett.* **96**, 073510 (2010).

<sup>9</sup>C. W. Lee, A. N. Nazarov, I. Ferain, N. Dehdashti Akhavan, R. Yan, P. Razavi, R. Yu, R. T. Doria, and J. P. Colinge, *Appl. Phys. Lett.* **96**, 102106 (2010).

<sup>10</sup>K. K. Hung, P. K. Ko, C. Hu, and Y. C. Cheng, *IEEE Trans. Electron Devices* **37**, 654 (1990).

<sup>11</sup>M. V. Haartman and M. Östling, *Low-frequency Noise In advanced MOS Devices* (Springer, New York, 2007).

<sup>12</sup>G. Ghibaudo and T. Bouchacha, *Microelectron. Reliab.* **42**, 573 (2002).

<sup>13</sup>D. Jang, J. W. Lee, K. Tachi, L. Montes, T. Ernst, G. T. Kim, and G. Ghibaudo, *Appl. Phys. Lett.* **97**, 073505 (2010).

<sup>14</sup>P. Magnone, F. Crupi, G. Giusi, C. Pace, E. Simoen, C. Claeys, L. Pantano, D. Maji, V. R. Rao, and P. Srinivasan, *IEEE Trans. Device Mater. Reliab.* **9**, 180 (2009).

<sup>15</sup>S. H. Ng and C. Surya, *Solid-State Electron.* **35**, 1803 (1992).

<sup>16</sup>J. A. J. Tejada, A. L. Rodriguez, A. Godoy, J. A. L. Villanueva, F. M. Gomez-Campos, and S. Rodriguez-Bolivar, *IEEE Trans. Electron Devices* **55**, 896 (2008).

<sup>17</sup>K. Kandiah and F. Whiting, *Solid-State Electron.* **21**, 1079 (1978).

<sup>18</sup>S. Hayat and B. K. Jones, *Semicond. Sci. Technol.* **2**, 732 (1987).

<sup>19</sup>B. K. Jones and G. P. Taylor, *Solid-State Electron.* **35**, 1285 (1992).

<sup>20</sup>K. Akarvardar, B. M. Dufrene, S. Cristoloveanu, P. Gentil, B. J. Blalock, and M. M. Mojarradi, *IEEE Trans. Electron Devices* **53**, 829 (2006).