<table>
<thead>
<tr>
<th><strong>Title</strong></th>
<th>Recent advances in the growth of germanium nanowires: synthesis, growth dynamics and morphology control</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Author(s)</strong></td>
<td>O'Regan, Colm; Biswas, Subhajit; Petkov, Nikolay; Holmes, Justin D.</td>
</tr>
<tr>
<td><strong>Publication date</strong></td>
<td>2013-10-11</td>
</tr>
<tr>
<td><strong>Type of publication</strong></td>
<td>Article (peer-reviewed)</td>
</tr>
<tr>
<td><strong>Link to publisher's version</strong></td>
<td><a href="http://pubs.rsc.org/en/content/articlepdf/2014/tc/c3tc31736f">http://pubs.rsc.org/en/content/articlepdf/2014/tc/c3tc31736f</a> <a href="http://dx.doi.org/10.1039/c3tc31736f">http://dx.doi.org/10.1039/c3tc31736f</a></td>
</tr>
<tr>
<td><strong>Rights</strong></td>
<td>© The Royal Society of Chemistry 2014.</td>
</tr>
<tr>
<td><strong>Item downloaded from</strong></td>
<td><a href="http://hdl.handle.net/10468/2276">http://hdl.handle.net/10468/2276</a></td>
</tr>
</tbody>
</table>

Downloaded on 2018-12-20T19:26:22Z
Recent Advances in the Growth of Germanium Nanowires: Synthesis, Growth Dynamics and Morphology Control

Colm O’Regan, Subhajit Biswas, Nikolay Petkov and Justin D. Holmes*

Materials Chemistry and Analysis Group, Department of Chemistry and the Tyndall National Institute, University College Cork, Ireland. Centre for Research on Adaptive Nanostructures and Nanodevices (CRANN), Trinity College Dublin, Dublin 2, Ireland.

*To whom correspondence should be addressed: Tel: +353(0)21 4903608; Fax: +353 (0)21 4274097; E-mail: j.holmes@ucc.ie
Abstract

One-dimensional semiconductor nanostructures have been studied in great depth over the past number of decades as potential building blocks in electronic, thermoelectric, optoelectronic, photovoltaic and battery devices. Silicon has been the material of choice in several industries, in particular the semiconductor industry, for the last few decades due to its stable oxide and well documented properties. Recently however, Ge has been proposed as a candidate to replace Si in microelectronic devices due to its high charge carrier mobilities. A number of various ‘bottom-up’ synthetic methodologies have been employed to grow Ge nanowires, including chemical vapour deposition, thermal evaporation, template methods, supercritical fluid synthesis, molecular beam epitaxy and solution phase synthesis. These bottom-up methods afford the opportunity to produce commercial scale quantities of nanowires with controllable lengths, diameters and crystal structure. An understanding of the vapour-liquid-solid (VLS) and vapour-solid-solid (VSS) mechanism by which most Ge nanowires are produced, is key to controlling their growth rate, aspect ratio and morphology. This article highlights the various bottom-up growth methods that have been used to synthesise Ge nanowires over the past 5-6 years, with particular emphasis on the Au/Ge eutectic system and the VLS mechanism. Thermodynamic and kinetic models used to describe Ge nanowire growth and morphology control will also be discussed in detail.

Keywords: Germanium, nanowires, vapour-liquid-solid, vapour-solid-solid, morphology control, dynamics.
1.0 Introduction

One-dimensional semiconductor nanowires have stimulated much interest in the last decade due to their potential use as building blocks for assembling nanoscale devices and architectures \(^1\), \(^2\). They also possess unique properties compared to their bulk counterparts, such as quantum confinement, allowing them to be utilised in functional optoelectronic and photovoltaic devices \(^3\), \(^4\). Significantly, semiconductor nanowires have already shown promise in several fields such as construction \(^5\), energy conversion \(^6\), electronics \(^1\), \(^4\), \(^7\), \(^8\) and photonics \(^9\) and will likely continue to lead the way for the development of future applications. The continued miniaturisation of electronic components in accordance with Moore’s Law \(^10\) and the imminent approach of device scaling limitations have made research into semiconducting nanowires even more imperative.

Silicon has been the material of choice for the above applications, particularly the microelectronics industry, for the last number of decades. Hence, research into materials that are compatible with current Si-based technology is considered a significant requirement in nanoelectronics. Like Si, Ge is a Group 14 semiconductor material and as such, it shares several properties in common with Si, such as a diamond cubic crystal structure. Germanium also exhibits certain properties that are superior to those of Si, including a higher charge carrier mobility \(^11\) and a larger Bohr exciton radius. For this reason, interest in Ge nanowires has flourished in the last few years \(^12\), \(^13\) as research groups and industry contemplate the necessary migration away from Si in order to improve functionality in electronic devices. Ge has already been shown to have potential use in applications such as lithium-ion batteries \(^14\)–\(^16\), field effect transistors (FETs) \(^17\), \(^18\), memory applications \(^19\)–\(^21\), photovoltaics \(^22\), \(^23\) and nanoelectromechanical systems (NEMS) \(^24\), \(^25\). Ge nanowires have also been used as a means of studying dopant location \(^26\) as well as strain \(^27\), \(^28\), transport modulation \(^29\) and band offset efficiency \(^30\) in
the form of core-shell nanowires. Finally, surface morphologies greatly affect nanowire properties due to the high surface to volume ratio, thus research into the functionalisation of germanium nanowire surfaces \(^{31-35}\) has resulted in further development and a better understanding of the potential of these materials.

Current bottom-up epitaxial methods make use of the classic vapour-liquid-solid (VLS) mechanism to synthesise one-dimensional nanostructures, where a liquid catalytic seed is employed for unidirectional, diameter-controlled nanowire growth \(^{36-41}\). In order to take advantage of the unique optical and electrical properties experienced on the nanoscale, strict control over the diameter and length of semiconductor nanowires is required. This control is difficult to achieve unless colloidal metal nanoparticles/seeds with tight diameter distributions are used. Understanding the important concepts and parameters that participate in a bottom-up nanowire growth mechanism, such as nucleation, supersaturation, preferential deposition and interfacial energies, opens up the possibilities of controlling the morphology of Ge nanowires to a high degree; an obvious prerequisite if they are going to be integrated into future devices. Consequently, this article aims to review the progress of Ge nanowire research over the past 5-6 years, focusing on the various methods utilised to control wire morphology and growth. A brief review of the recent synthetic methods employed to grow Ge nanowires will also be presented. Subsequently, various mechanisms of growth will be discussed with a particular emphasis on Au/Ge eutectic alloy systems.

2.0 Nanowire Synthesis

Various synthetic methods have been employed to grow one-dimensional nanowires \(^{8, 13}\), the majority of which utilise the VLS mechanism and its various derivatives such as VSS and solution-liquid-solid
(SLS). An example of the SLS method is given in figure 1. These approaches include bottom-up techniques such as metal promoted vapour phase growth, metal assisted growth in liquids, non-metal gas phase growth and template synthesis. Top-down methods, which include electron beam and focused ion beam lithography, are also commonly employed in the production of well-ordered arrays of semiconductor nanowires. This section will review the synthetic methods commonly employed to grow Ge nanowires, with a focus on the bottom-up approaches. Specifically, the most widely used catalyst-based methods carried out in vapour, liquid and supercritical media will be discussed in addition to non-catalyst assisted methods. As top-down methods have not been widely utilised to generate Ge nanowires, they will not be discussed in this review. However, a detailed discussion on the top-down fabrication of semiconductor nanowires, particularly Si, has previously been reported by Hobbs et al. 43.

2.1 Seeded Growth in Vapour and Liquid Media

The most frequently used method for growing 1D semiconductor nanowires (including Ge) is the application of a metal catalyst particle in a liquid phase which promotes unidirectional growth via a three phase VLS mechanism and can be performed within vapour, liquid or supercritical fluid (SCF) environments. Vapour and liquid-based growth of Ge nanowires consists of any method where the Ge precursor is in either vapour and liquid form and include techniques such as chemical vapour deposition (CVD), metal-organic chemical vapour deposition (MOCVD), molecular beam epitaxy, template methods and various evaporation methods such as electron beam evaporation and thermal evaporation. Alternatively, liquid/solution (see figure 1) and SCF based methods involve the introduction of precursors in liquid and supercritical media respectively. The key mechanism involved in most of these processes is analogous to the VLS mechanism first proposed by Wagner and Ellis for the growth of Si nanowhiskers from SiCl₄. This growth mechanism is compared...
to its solid-phase analogue, the VSS mechanism, in figure 2. The VLS mechanism was based on the observations that metal impurities (seeds) were required for nanowire growth and that small amounts of the impurity were present at the tips of the wires. The diagram shown in figure 2 conveys the VLS and VSS growth of Ge nanowires from Au seeds using a Ge$_2$H$_6$ precursor vapour. The VSS growth model will be discussed briefly in the next section. The VLS mechanism utilises liquid seeds (metal impurities) to promote nanowire growth via a supersaturation mediated process with a vapour precursor. Supersaturation, the difference in chemical potential (Δμ) between Ge in the vapour phase and solid semiconductor phase, is the driving force behind VLS-nanowire growth; where 2D ledge nucleation at the triple phase boundary (TPB) and subsequent nanowire growth occurs when the kinetic barrier to nucleation is overcome. Generally, participation of the VLS mechanism for nanowire growth can be identified in electron microscopy by the presence of a heavier seed at the tip of the nanowire, as these methods are characterised by the use of seeds to promote nanowire growth.

CVD is the most commonly employed bottom-up method used to synthesise Ge nanowires. The standard procedure is to introduce a gaseous Ge precursor, typically GeCl$_4$, GeH$_4$ or Ge$_2$H$_6$, into a system containing a Si substrate that has been coated with a gold film or Au nanoparticles. A carrier gas such as H$_2$/Ar is employed to transport the precursor to the reaction site and to provide an oxygen free, reducing environment. Variations on the standard CVD method include using substrates other than Si, such as Ti, the use of alternative precursors, such as GeI$_4$ used to synthesise Ge-SiO$_2$ nanotubes and the use of more complex organic based precursors to form core-shell Ge nanowires, where monocrystalline nanowires are encapsulated within another material. Recently, CVD methods have been utilised to grow aligned endotaxial SiGe nanowires on a Si wafer (see figure 3). Endotaxial refers to the growth of the nanowires within and along the substrate surface, resulting in pre-
aligned nanowires instead of the usual entangled mesh which normally results from typical bottom-up growth. This endotaxial growth removes the need to align nanowires post-growth, an obvious prerequisite for their future integration as components in devices. One of the primary advantages of CVD is the low temperatures (typically at or below the eutectic temperature of the binary alloy seed material) that can be employed when using metal catalytic seeds, e.g. Au, to synthesise Ge nanowires. This low temperature approach is in contrast to methods such as thermal evaporation which employ very high temperatures (at least 200-300 °C) for growing Ge nanowires, a disadvantage for low-cost applications.\textsuperscript{60, 61}

By choosing suitable substrates, epitaxial approaches have been exploited to control the alignment and crystal orientation of Ge nanowires, where the nanowire growth direction matches the substrate. Molecular beam epitaxy (MBE) has also been used to control the growth direction of Ge nanowires with great success.\textsuperscript{53, 54} MBE is an excellent technique for producing nanowires as it offers ultra-high vacuum conditions (often as high as \(\sim 10^{-13}\) bar), precise control over morphology and composition and abrupt interfaces when compound semiconductor nanowires are synthesised. More importantly, MBE offers the ability to study the dynamics of nanowire growth and to control growth at the atomic level more effectively than other techniques due to the very low deposition rate (often 1 monolayer per second). This extremely low growth rate enables the investigation of the layer-by-layer evolution of nanowires via the VLS mechanism.

Kim \textit{et al.} and Hawley \textit{et al.} achieved epitaxial growth of Ge nanowires using CVD approaches.\textsuperscript{49, 84} In particular, taper-free, vertically oriented Ge nanowires were realised by Kim \textit{et al.} using a Ge buffer layer,\textsuperscript{48, 85} and a two temperature process that was based on the method outlined by Greytak \textit{et al.}\textsuperscript{86}
(see figure 4). Gunji et al. also made use of the two-temperature growth process to grow GeO$_x$ nanowires through VLS oxidation $^{87}$. The tapering of nanowires was also studied by Hawley et al. where they demonstrated control of the radial growth of Ge nanowires by combining the well-established oxide-assisted-growth (OAG) mechanism $^{88, 89}$ with traditional CVD $^{84}$. OAG essentially involves the evaporation and deposition of an oxide vapour to form crystalline nanowires wrapped in an amorphous oxide shell, which prevents radial growth and tapering, thus yielding nanowires with a constant diameter. In contrast to the two-temperature method, the more facile single temperature methods have been used by Simanullang et al. to grow very thin (less than 5 nm) taper-free Ge nanowires $^{50, 90}$. Vertically aligned epitaxial Ge nanowires have also been achieved using bio-templated Au nanoparticles. Sierra-Sastre et al. used NPs dispersed on S-layer protein templates to produce nanowires with a uniform <111> growth orientation $^{91}$. As the (111) crystal plane has the lowest surface energy of all crystallographic orientations, Ge nanowires grow preferably along a <111> orientation on Si and Ge substrates. In contrast, nanowires with uniform <110> orientations have been produced through vertical epitaxial growth on GaAs substrates from Au nanoparticles $^{92}$. Additionally, epitaxial growth of Ge nanowires has been achieved using methods such as electron beam evaporation $^{58}$. As well as being able to grow aligned epitaxial nanowires with uniform crystallographic orientations, it is also highly desirable to fabricate position-controlled nanowires for device applications. Li et al. used top-down electron beam lithography to pattern Au catalyst particles on a SiO$_2$ substrate, after which they employed a CVD technique to grow Ge nanowires from a GeH$_4$ precursor $^{93}$.

In comparison to vapour-based methods, solution and SCF-based techniques offer promising alternatives for large-scale synthesis of Ge nanowires. Future methodologies for synthesising Ge nanowires will mostly likely comprise of solution-based techniques, as these afford large scale
production of nanowires in a single reaction, as evidenced by of Yang et al., who used a liquid injection technique (using several liquid precursors, including diphenylgermane) to scale-up their synthesis of Ge nanowires; producing 0.2 g of nanowires on a Si substrate \(^{31}\), as shown in figure 5. The Ge nanowire product was subsequently scaled up to form a 30 \(\mu\)m thick fabric, from 2.2 g of nanowire product, using a vacuum filtration process. Moreover, Ge nanowire fabrics have also been generated by Smith et al. who investigated the plasticity and strength of the wires \(^{94}\). The ability to tune the reaction environments, i.e. pressure and temperature in a solution-based growth technique offers the possibility of scaling-up product yield for commercial use, giving kilogram quantities of nanowires which can be molded into sheets, fabrics and inks. A SCF is a substance which has been elevated above its critical pressure and temperature. Many of the properties of SCFs vary with density and as such, conducting reactions in SCFs enables the manipulation of the reaction environment through the control of temperature and pressure \(^{95}\). To this end, the supercritical-fluid-liquid-solid (SFLS) technique has been used to grow Ge nanowires. The SFLS process has also been combined with a templated method to guide the growth of Ge nanowires within anodic alumina membranes via Au catalysed growth \(^{57}\). These templates offer the capability of pre-aligning nanowires during the growth stage, thus eliminating the requirement for post-alignment. Ge\(_{1-x}\)Mn\(_x\) nanowires have also been synthesised using the SFLS technique, where the Mn atoms occupy substitutional sites in the Ge crystal lattice \(^{96}\). Incorporating Mn into Ge nanowires has been investigated as a means of studying dilute magnetic semiconductors (DMS), as possible building blocks for spintronic devices. Ferromagnetic materials such as Mn and Fe enable the combination of both semiconductor and ferromagnetic functionalities for these devices. The Mn-Ge binary system is of particular interest as many intermetallic compounds formed from these two elements are magnetic. Other examples include the doping of Ge nanowires with Mn by Grossi et al. via the co-
evaporation of Ge and Mn powders \(^97\) and the syntaxial growth of Ge/Mn-germanide nanowire heterostructures by Lensch-Falk \textit{et al.} by CVD \(^98\).

### 2.1.1 Alternative Catalysts for Metal Assisted Nanowire Growth

Au is considered the standard catalyst material for the growth of Ge nanowires because it is inert, easily deposited on a support and forms a low-temperature eutectic with Ge. Despite this, Au is problematic as it can be incorporated into the nanowire material during the alloying and growth stages. \(^99,100\) Au impurities can create deep level traps in Ge, even in low concentrations, decreasing carrier mobility and lifetimes. Consequently, the removal of Au seeds from the tips of VLS or VSS-grown nanowires is a necessary prerequisite before device integration can occur. In addition to fuelling research into the removal of Au seeds from synthesised semiconductor nanowires \(^101,102\), the shortcomings of Au as a catalyst material for Ge nanowires have generated intense investigations into using other catalyst materials \(^103,104\). Examples of recent work involving the growth of Ge nanowires from alternative metal seeds include the use of Ni \(^71\) (figure 6), Bi \(^105-107\), In \(^63,108,109\), Sn \(^110\) Mn \(^98\), Cu \(^111\), Ni-Cu bulk alloys \(^112\), Au-Cu alloy particles \(^113\) and Ag \(^70,114\). These catalysts can generally be categorised as: (1) type-A catalysts which have simple binary phase diagrams and a high solubility of Ge, \textit{ie.} Ag, Au and Al (2) type-B catalysts which have simple binary phase diagrams but possess a low solubility in Ge, such as In and Sn and (3) type-C catalysts which form germanides, resulting in complex binary phase diagrams. Examples of type-C catalysts are Ni and Cu. A wide range of alternatives have been identified by Lensch-Falk \textit{et al.} discuss the growth of germanium nanowires via alternative catalysts and the vapour-solid-solid (VSS) mechanism \(^115\) which is a possible substitute for the standard VLS method \(^104\). They highlight several important advantages of the VSS mechanism over the VLS approach, including reduced growth temperatures, more uniform diameter distributions, better control of nanowire
orientation, increased purity and more abrupt interfaces for nanowire heterostructures. While Hoffman et al. have presented a detailed account of the nucleation of Si nanowires from solid seeds\textsuperscript{116}, similar studies on Ge nanowires have yet to be described. The VSS mechanism has also been used with SCF-assisted synthesis, in what has been termed the supercritical-fluid-solid-solid (SFSS) mechanism, as a means of growing Ge nanowires from Ni seeds\textsuperscript{71,117}. Both the VSS and VLS routes are effective methods for producing Ge nanowires and the ideal scenario would be to combine the advantages of both mechanisms to in order to exploit the advantages of the two growth scenarios. Despite the fact that the VLS mechanism remains the most common route to nanowire synthesis, it is likely that the VSS mechanism will also become a widely accepted method, especially for the growth of heterostructures\textsuperscript{118}. Certain solid phase catalysts, such as Al-Au particles, have a lower solubility of Ge in the seed, which drastically reduces the “reservoir effect”, thus yielding much sharper interfaces when the source material is changed.

2.2 Seedless and Self-seeded Nanowire Growth

Germanium nanowires have also been synthesised without the use of catalytic seeds. Metal particles introduce contaminants into a nanowire system\textsuperscript{99} which renders their integration into electronic and optoelectronic applications problematic. Lotty et al. used a self-seeded growth method in supercritical toluene to synthesise Ge nanowires, using diphenylgermane as a Ge precursor\textsuperscript{69}, and proposed a model which accounts for nanoparticle coalescence at the beginning stages of nanowire growth and Ostwald ripening at the later stages. They also used in-situ TEM to show that the mean nanowire diameter increased with increasing temperature, as a result of diffusion of Ge particles from the shell to the nanowire core (see figure 7). A mechanism for nanowire growth was also proposed. This study extended the work carried out by Hobbs et al.\textsuperscript{68} on the seedless growth of Ge nanowires from a variety
of complex metal/organic precursors and consequently, a rather unique method when compared to the more widely reported metal-seeded growth methods. The authors showed that it may be possible in the future to control the diameters of Ge nanowires through the tailoring of precursor molecules. Other seedless methods have also been used to grow Ge nanowires, including a self-induced solid seeding method that makes use of Cu foils. Instead of metal nanoparticles acting as growth promoters, the in-situ formation of Cu$_3$Ge catalyses the growth of Ge nanowires. Kang et al. also reported the use of Cu$_3$Ge nanocrystals for growing Ge nanowires which eliminated the use for elemental metal seeds. Specifically, the Ge from the source material decomposed into the Cu of the Ni-Cu films which formed Cu$_3$Ge nanocrystals. Ge then precipitated out of these nanocrystals, forming Ge nanowires. However, the Ni-Cu bulk alloys produced two types of nanowires that were of non-uniform diameter and crystallinity. The first type were long, thin and typically monocrystalline, while the second category were thick and had extended defects throughout their structure. Unfortunately, both nanowire types were found in abundance from the same reaction, making separation problematic. Cu, a current collector in lithium ion batteries, is an attractive material for growing nanowires. Other copper-germanide derivatives have also been recently used to form Ge nanowires. Ge nanowires have also been grown using a seedless, low pressure CVD method on various substrates, including stainless steel and tungsten. The Ge nanowires produced were subsequently used as templates for the growth of silicon oxycarbide (Si/O/C) nanotubes. The growth of Ge nanowires on various substrates has also been employment as a means of studying how surface pre-treatments effect growth and have included stainless steel, Fe, Mo, Ta, W, Si and SiO$_2$. A Ge buffer layer was used successfully to promote nanowire growth on the Si and SiO$_2$ substrates, a concept which has been reported elsewhere. A study of Ge nanowires as templates for the growth of other materials was also carried out by Tao et al., in which they were employed as templates for the growth of ZnO nanowires, a promising material
for photonics due to its wide bandgap of 3.37 eV. Hu et al. also who used Ge nanowires as seeds to grow monocystalline Ge layers on Si \(^{123}\). The exploitation of Ge nanowires for the subsequent growth of other materials will likely become a prevalent technique in the future, owing to the facile methods that are employed to grow them, in addition to the immense understanding of Ge which has been obtained over the last two decades. Additionally, seedless growth methods are likely to be utilised for the process of growing materials from Ge nanowires as contamination in the Ge nanowire templates and subsequent materials are minimised. Non-metal catalysed template methods have also been used to grow Ge nanowires from ionic liquids, as reported by Al-Salman et al. \(^{124}\). However, the nanowires produced were amorphous with a larger degree of surface roughness and as such, the validity of this technique is questionable.

Dailey et al. investigated a “seedless” growth method to synthesise Ge nanowires with a bimodal diameter distribution \(^{125}\). Here, wires grown from a Au/Si (111) layer displayed narrower diameters than those grown from deposited seeds. Referring to the method as “seedless” is misleading however, as both types of nanowires grow via a modified VLS process, which suggests the presence of a seed particle. Finally, Ge nanowires have been synthesised using a non-catalytic CVD approach in which the temperature was varied to give systematic diameter control \(^{126}\).

### 2.3 Comparisons of the Various Growth Methods

The choice of growth technique will obviously depend on the availability of specific technique set-ups, the outcome required and the study being carried out. For example, electrical characterisation of Ge nanowires will require an oxide-free surface and the absence of a metal catalyst (if Au is used). Hence, the use of a seedless growth method or an alternative metal catalyst will be preferred. The study of
growth dynamics will require isolated, vertically grown nanowires with minute growth rates. Consequently, MBE or cold-wall CVD will be the methods of choice. What follows is a brief discussion of the advantages and disadvantages of the techniques mentioned in the previous sections.

CVD is a relatively straightforward technique to employ and involves the germanium precursor being supplied in an oxygen-free vapour form such as germane \(^{127}\) or diphenylgermane \(^{128,129}\). The advantages and disadvantages of the CVD technique seem to depend on the temperature used. The primary advantage at high temperature growth (above 700 °C) is that the range of catalyst materials that can be used to grow Ge nanowires using the VLS mechanism is greater. Consequently, this allows a greater degree of freedom to alter growth conditions such as temperature and pressure. One possible disadvantage of high temperature CVD is that surface diffusion of atoms (a thermodynamic process) is greater and so Ostwald ripening \(^{69}\) will be significant, resulting in larger seed particles forming at the expense of smaller ones, thus preventing the formation of uniform diameter distributions. Hence, if narrow uniform diameters are desired, then lower temperatures or other methods may be preferred. At low temperatures (less than 500 °C), narrower diameters are possible. Also, doping of the nanowires at lower temperatures is more readily achieved \(^{130}\), allowing the more facile tuning of the electrical properties \(^{130}\). Finally, these temperatures are also more compatible with Si processing temperatures, which is of obvious importance to the semiconductor industry. The solution-based methods are similar in principle to CVD, the main difference being that the precursor is supplied as a liquid/solution instead of as a vapour. Therefore, the advantages are comparable to CVD methods with long crystalline quality nanowires being obtained in solution, or entangled if collected on a substrate. The primary advantage associated with solution methods is the ability to scale up the yield to produce vast quantities of nanowires, as demonstrated by Yang et al. \(^{51}\). The main disadvantage is that controlled growth of
vertical isolated nanowires cannot be achieved. The SCF method uses high pressures to grow Ge nanowires, with the precursor delivered within a supercritical-fluid medium, which in turn offers the ability to tune the reaction environment (temperature and pressure)\(^9\). The main disadvantage of the SCF technique is the relative complexity of the set-up when compared with CVD.

As mentioned above, the MBE technique makes use of a very high vacuum and ultralow deposition rate. This deposition rate is considered both an advantage and disadvantage with this method. As this incoming flux is so low, it allows the accurate and precise doping of nanowires, making the technique very suitable for tuning of electrical properties. However, doping of Ge nanowires has been successfully achieved using CVD methods\(^{131}\). Another advantage is that MBE is often combined with the use of epitaxial growth on various substrates\(^{53, 54}\), offering the ability to produce highly uniform growth orientations. One possible disadvantage of the MBE technique is the small aspect ratio of Ge nanowires which is a result of the limited growth velocity\(^{54}\). This problem could be circumvented if MBE was combined with the pre-patterning of small monodisperse seeds.

Oxide-assisted growth was briefly mentioned as a method to grow Ge nanowires. This technique was utilized by Lee and co-workers on several occasions to grow Si nanowires\(^{88, 132, 133}\). However, it has not been used greatly for the synthesis of Ge. The main disadvantage of the method is that the resulting nanowires possess an oxide shell which would need to be removed before any subsequent electrical characterisation. Additionally, Ge nanowire growth on Si substrates would prove difficult, if not impossible, because the substrate would oxidize rapidly.
The seedless growth methods have the obvious advantage of eliminating the need for a metal catalyst particle. Au is one of the most common catalysts used and because it acts as a recombination center, it is vital that the material is removed or is absent from any nanowire-based electronic devices. Of course, the disadvantage is that the VLS mechanism does not take part in the seedless growth of nanowires. This mechanism is arguably the most commonly used and understood, and the use of seedless methods will require the investigation and understanding of alternative mechanisms if nanowire growth is to be controlled. Alternative metal catalysts have also been investigated and this potentially offers a more favoured avenue for nanowire growth than seedless methods, as it allows the use of the VLS mechanism while simultaneously preventing contamination from Au. The most likely candidates are Ag and Al which are the other type-A catalysts, as they form simple binary phase diagrams with Ge and are dominated by a single eutectic point. As mentioned above, type-B and type-C catalysts have also been investigated. Finally, self-seeded methods often employ films or foils to seed nanowire growth and these are often composed of materials other than Au. The authors report the formation of a bi-modal diameter distribution for nanowires grown from Ni-Cu bulk alloys, which is a disadvantage if uniform diameter distributions are required. Self-seeded growth is a relatively new method and still needs to be investigated further to gain a more complete understanding.

2.4 Nanowire Synthesis Outlook

The primary challenge facing the bottom-up synthesis of nanowires is a requirement for their post alignment prior to assimilation into devices, as the majority of nanowires are generated as entangled meshes. Whilst several of the approaches outlined above combine growth and alignment into a single process, thus removing the requirement for post-alignment, these techniques are in the minority. The endotaxial method outlined by Li et al. represents a significant step forward in the alignment of Ge nanowires during the growth phase. Pre-alignment of a Ge nanowire along (in-
plane) and within a substrate is ideal for conventional IC design, which relies on the active channel of the device lying co-planar to the Si wafer substrate. Additionally, methods that make use of randomly oriented nanowires films (without alignment) may be used to create transparent flexible electrodes. This has already been demonstrated for Ag nanowires \(^\text{135}\) and is more than likely applicable to other nanowire systems.

Concerning applications, Ge nanowires are not only considered to be favourable candidates for semiconductor devices, but also as candidates for anodes in lithium-ion batteries. They possess a stable discharge capacity of 1141 mA h g\(^{-1}\) over 20 cycles with a coulombic efficiency of 99 \% \(^\text{16}\). Additionally, Ge nanowires with carbon sheaths have also been investigated for use in batteries \(^\text{15}\). Generally, a large reversible capacity, high coulombic efficiency, good rate capability and stable cycle performance make Ge nanowires very suitable for battery related applications. Nanowires, due to their geometry, have certain advantages over thin-film and wafer-based technology in other applications such as solar cells \(^\text{136}\) and photodetectors \(^\text{137, 138}\). These advantages include reduced reflection, facile band gap tuning and extreme light trapping. Benefits such as these obtained from utilizing nanowires in photovoltaic devices are expected to reduce the quality and quantity of material required to reach already established limits, which reduces cost. Specifically, Ge nanowires have been used in photodetectors, with Kim \textit{et al.} reporting a diameter dependent photoconduction gain \(^\text{137}\). This further demonstrates the need to control nanowire dimensions using well understood growth methods such as the VLS mechanism. Cao \textit{et al.} demonstrate that Ge nanowires are ideally suited to improve and spectrally tune light absorption in these devices \(^\text{138}\). As the focus of this article is on the growth of Ge nanowires, a detailed discussion on applications is beyond the scope of the work. A more thorough account on the applications of Ge nanowires should be sought elsewhere \(^8, 12\). Finally, the ability to
realize these applications and the effectiveness of Ge nanowires as a nanoscale component will depend on the ability to control its growth. This can only be achieved through the continued investigation of the synthetic methods outlined above.

3.0 Kinetics and Thermodynamics of Ge Nanowire Growth

3.1 The Au/Ge System

Successful implementation of Ge-based technology will require an in-depth understanding of the solid-state and molten interactions in metal-germanium systems. The Au/Ge system in particular is important for the growth of Ge nanowires, as Au forms a deep low-temperature eutectic with Ge and has been employed successfully in semiconductor nanowire growth for many years. The behaviour of this system is predicted by the Au/Ge bulk phase diagram and can be used to trace the progression of an Au/Ge binary alloy from a solid Au film to Ge nanowire growth, as the concentration of the Ge component in the two-phase system increases. However, care has to be taken as deviations from the bulk phase diagrams occur in nanoscale systems, such as the Au/Ge alloy particles used to seed nanowire growth 139-142. Specifically, the eutectic temperature and eutectic composition are reduced in nanoscale systems due to capillary effects, which are often represented by the Gibbs-Thomson equation 143. Sutter et al. have investigated the nanoscale phase diagram of the Au/Ge system and used it to predict the temperature-dependent equilibrium composition of the alloy drops at the tips of Ge nanowires 141, 142. Surprisingly, the work carried out by Kim et al. on the Au-Si system yielded results that were contrary to those obtained by Sutter et al 144. Kim et al. found that the Au-Si phase diagram had no observable size dependence as there was no change in supersaturation with particle volume. The melting behaviour of a Au/Ge bi-layer was also investigated by Kryshtal et al. who observed that liquid-
phase formation at the eutectic temperature only occurred if the Au film thickness was above a critical value.\textsuperscript{145}

The difference between the bulk and nanoscale phase diagrams of the Au/Ge alloy system were also investigated by Chueh \textit{et al.} The difference was highlighted by varying the Au concentration in the wires and then utilising an annealing/cooling step to induce phase separation of the Au and the Ge.\textsuperscript{146} Ge will phase separate from Au upon cooling due to the differences in their surface energies\textsuperscript{147} and depending on the amount of Au present, a variety of structures ranging from pyramid shaped nanoislands to uniform core-shell structures can be formed, as shown in figure 8. The formation of various nanostructures (which included islands, periodic nanodisks and core-shell structures) was explained by the phase diagram,\textsuperscript{142} with the authors controlling the atomic percentage of Au and thermal annealing above the eutectic temperature.

The Au/Ge system has been investigated for other applications such as alternatives to Pb containing solders\textsuperscript{148-150} and as such, its structure has been the focus of much examination\textsuperscript{151-154}. Findings have contradicted the common understanding that Au/Ge does not form germanide compounds. For example, Tasci \textit{et al.} identified the formation of a Au\textsubscript{5}Ge\textsubscript{2} compound in which the Ge was coordinated by 6 Au atoms\textsuperscript{154} while Takeda \textit{et al.} inferred from reverse Monte Carlo simulations that Ge atoms locate at the substitutinal positions of the Au atoms.\textsuperscript{152} Comparatively, neutron diffraction has also been used to study the structure of a Au\textsubscript{0.72}Ge\textsubscript{0.28} eutectic system,\textsuperscript{155} while the electronic band structure of Au/Ge was investigated using angle-resolved photoemission and density functional theory calculations.\textsuperscript{156} Additionally, Au nanocatalysts on the tips of Ge nanowires mostly adopt a face-
centered-cubic structure, but a minority (about 10%) crystallise in a hexagonal close-packed structure upon solidification\textsuperscript{157}.

Studies into the Au-Ge system as part of a ternary alloy have also been conducted. One possible advantage of using a ternary alloy system instead of a binary system is that it may allow the incorporation of dopants into the interior of a Ge nanowire through the alloy droplet\textsuperscript{60} and potentially avoids the difficulties linked with the surface deposition of dopants. Ternary systems which have been investigated and modelled include the Au-Ge-Ni\textsuperscript{158}, Au-Ag-Ge\textsuperscript{159}, Au-Ge-Sb\textsuperscript{160} and Au-Ge-Sn\textsuperscript{161} systems.

3.2 Thermodynamic Considerations

A prerequisite for the integration of nanowires into devices is to be able to understand the kinetic and thermodynamic principles which dictate their controlled synthesis\textsuperscript{162-165}. Thermodynamic aspects of Si nanowire growth have been reported elsewhere\textsuperscript{134, 144, 166-171}, due to the importance of Si in current CMOS based devices. In this section, the thermodynamic and kinetic aspects of Ge nanowire growth will be detailed.

One method often utilised to study the dynamics of nanowire growth is in-situ transmission electron microscopy (TEM). In particular, video-rate lattice-resolved environmental TEM\textsuperscript{172, 173} allows the introduction of a gaseous precursor into the microscopy cell, enabling the observation of nanowire growth in real time. As in-situ TEM allows the examination of nanoscale systems as they undergo physical transformation, e.g. upon heating for example, insights into the liquid-solid interface behaviour between a metal tip and a semiconductor nanowire, phase nucleation and the mechanisms controlling
nucleation and nanowire growth can be obtained \(^{174-176}\). For example, Holmberg \textit{et al.} used in-situ TEM to carry out temperature-dependent studies on Ge nanowires encapsulated within amorphous carbon shells \(^{143}\), as shown in figure 9. They found that as the temperature increased, the liquid-solid interface expanded into the wire while Ge re-crystallised in the spherical tip. This expansion was attributed to a capillary effect, as shown in equation 1, directly resulting from the presence of the carbon shell:

\[
p_c = \Delta P_{\text{sphere}} - \Delta P_{\text{cylinder}} = \gamma \left[ \left( \frac{2}{r_{\text{sphere}}} \right) - \left( \frac{1}{r_{\text{cylinder}}} \right) \right]
\]  

(1)

where \(p_c\) is the capillary pressure due to the difference in Laplace pressures \(\Delta P\) in the spherical cap and the cylindrical neck of the nanowire, \(\gamma\) is the surface energy (units of energy per area) of the melt and \(r\) is the radius. The carbon shell also prevented any structural loss as the Ge nanowires were heated. Au and HfO\(_2\) shells have been used more recently to prevent loss of structure to Ge nanowires upon heating \(^{146}\), and may provide a means of more accurately studying in-situ behaviour in the future. The capillarity effect of nanoscale droplets is generally explained using the Gibbs-Thompson formula \(^{177}\), which explains how the very high surface to volume ratio of spherical seeds can account for nanoscale size effects, as shown in equation 2:

\[
\Delta G_{G-T} = \frac{\alpha \gamma V_m}{r}
\]

(2)

where \(\Delta G_{G-T}\) is the Gibbs energy, \(r\) is the diameter of the seed, \(V_m\) is the volume of the seed, \(\gamma\) is the surface energy and \(\alpha\) is the specific free energy. Sa \textit{et al.} used the capillarity effect to infer the size dependence composition of VLS grown Si\(_{1-x}\)Ge\(_x\) nanowires. They also suggested that the shift of droplet composition into the Au and Si rich regions of the Au-Ge-Si ternary alloy phase diagram was a
result of these same capillary effects. Capillarity and surface tension have also been used to account for the differences in droplet phase behaviour in VLS grown Ge nanowires, as the solid-vapour interfacial energy plays an important part in establishing the nanowire phase diagram.

Gamalski et al. used in-situ TEM to study the metastability of Au/Ge catalysts below the eutectic temperature and found that both solid and liquid metastable phases are possible. The phase of the catalyst is significant in determining how rapidly the chemical potential of the system can be increased to overcome the kinetic barrier for nucleation; thus determining the rate of interfacial ledge formation. Gamalski et al. suggested that the liquid metastable phase may be a result of high nucleation barrier to forming diamond-cubic Ge, while the Au/Ge liquid phase is thermodynamically and kinetically accessible according to equation 3:

\[ E_B \propto \frac{(\beta)^5}{(\Delta \mu)^2} \]

where \( \Delta \mu \) is the chemical potential of Ge in the liquid, compared to the nanowire and \( \beta \) is a geometrically weighted difference of interfacial energies. Gamalski et al. speculated that the solid metastable phases were a result of compositional changes during Ge nanowire growth and that the VSS mechanism was a result of high Ge solubility in these phases. Moreover, solid phase metastable Au/Ge seeds were observed in a separate report by Sutter et al. and the concept of metastability has also been investigated for Ge\(_{1-x}\)C\(_x\) alloy nanowires by Kim et al. (figure 10).

One of the most significant contributions to the study of droplet/nanowire interface behaviour in Ge nanowires was the establishment of a nanoscale phase diagram and its comparison to the bulk
counterpart by Sutter et al.\textsuperscript{140-142}. Estimation of equilibrium concentration along the Ge-liquidus was achieved using in-situ TEM and described how the droplet adjusted its composition upon heating or cooling to achieve an equilibrium Ge concentration according to the adjusted nanoscale phase diagram. Exchanging Ge atoms with the nanowire causes an expansion or contraction of the droplet size depending on whether it is heated or cooled. This exchange also causes a change in the faceting of the droplet/nanowire interface during the particle expansion/contraction. The Ge composition, which was used to establish the nanoscale phase diagram was determined using equation 4:

$$N_{Ge} = \frac{v(T) - N_{Au}v_{Au}}{v_{Ge}}$$

where $N_{Au}$ is the (constant) number of Au atoms in the drop and $v_{Au}$ and $v_{Ge}$ denote the atomic volumes of the alloy components, determined from the densities of liquid Au and Ge. A size-dependent depression was observed for the nanoscale phase diagram when compared to the bulk, resulting in a very high equilibrium Ge content at comparatively low temperatures. Dayeh et al. investigated the thermodynamics of Au diffusion along Ge nanowires using a Si layer to block this diffusion from the droplet of a Ge nanowire into the nanowire itself\textsuperscript{181}. They estimated the lowest surface energy for a Au/Ge monolayer at the nanowire tip using a method outlined previously\textsuperscript{182}, and expressed in equation 5:

$$\Delta \mu = \mu_{Au-y}^{surf} - \mu_{Au-y}^{Tip} = \frac{2\mu_{Au}}{a} (s_{Au-y(eutectic)}^{r} - 2s_{Au-y}^{l}) + 4(\Delta H)x_{y}^{2}x_{Au}$$

where $\mu_{Au}$ is the chemical potential difference of a monolayer of Au-y eutectic, $s_{Au}^{r}$ is the atomic volume of Au, $d$ is the nanowire diameter, $s_{Au-y}^{l}$ is the surface energy density of a monolayer
of liquid Au-y alloy on the solid y NW surface, \(2a_{Au-y(eutectic)}^1\) is the surface energy density of a monolayer of Au-y in the molten growth seed, \(\Delta H\) is the enthalpy of mixing of Au and y, and \(x_y\) is the compositional fraction of y in Au.

Thermodynamic concepts have also been used to account for the seedless growth of Ge nanowires, using MBE on Si (001) substrates. A thermodynamic model was proposed (equation 6) which explained that the driving force for Ge nanowire formation is the reduction of surface energy, rather than strain relaxation\(^{183}\):

\[
E = V[\Delta \rho_{eff} + \frac{4}{b\tan\theta} \Delta \gamma + \frac{4\Gamma}{b^2\tan\theta}]
\]  

(6)

where \(V\) is the nanowire volume, \(\Gamma\) is the total energy associated with edges connecting adjacent facets and \(\Delta \rho_{eff}\) is the sum of the elastic energy lowering. A strong thermodynamic driving force was found to stabilise long faceted nanowires, according to the above model.

### 3.3 Kinetic Considerations

The kinetics of Si nanowisker growth was first investigated by Givargizov in 1975\(^{177}\) and involved an investigation of the supersaturation as a function of nanowisker/seed particle as governed by the Gibbs Thompson effect (equation 7). Other kinetic parameters, such as the relationship between the nanowisker growth rate and the supersaturation (equation 8) and the critical diameter, i.e. the lower limit of the thermodynamically attainable nanowire diameter in a nucleation mediated growth (equation 9). These expressions are given below:

\[
\Delta \mu = \Delta \mu_0 - \frac{4\Omega a}{\delta}
\]

(7)
where $\Delta \mu$ is the chemical potential differences of Ge in the vapour phase compared to the nanowire, $d_c$ is the critical diameter, $kT$ is the Boltzmann expression, $\Delta \mu_0$ is the difference between the chemical potentials of Ge at a planar boundary, $\Omega$ is the atomic volume of the semiconductor species and $\kappa$ is the specific free energy of the whisker surface. These equations have formed the basis of many kinetic studies on semiconductor nanowires and have been expanded upon by Dayeh et al. who investigated the kinetics associated with the nanoscale Au/Ge system in relation to the growth of Ge nanowires. They found that the nanowire growth rate decreased for smaller diameters as described by the Gibbs-Thomson effect and presented an equation relating the supersaturation to the Ge concentration in the Au/Ge alloy droplet, as shown in equation 10:

$$\Delta \mu = \frac{\Delta \mu_0}{kT} - \frac{1}{\kappa} \ln \left( \frac{C_{NW}}{C_\infty} \right)$$

where $C_{NW}$ is the Ge concentration in the Au/Ge alloy nano-droplet and $C_\infty$ is the equilibrium Ge concentration for bulk Au-Ge alloy. Increased equilibrium Ge concentration for smaller Au-Ge binary systems reduces the supersaturation, which in turn, yields a reduced growth rate. A decrease in nanowire diameter to a certain cutoff limit leads to a progressive reduction in the supersaturation and the termination of nanowire growth. As evident from equations (7), (8) and (9) increasing the supersaturation will increase the growth rate and decrease the critical diameter. By increasing the GeH$_4$ partial pressure to a certain limit, Dayeh et al. successfully manipulated the Au-Ge supersaturation
concentration, leading towards a decreased critical diameter. Ge nanowire growth kinetics were also investigated within the Gibbs-Thomson framework by Renard et al. who also found that narrower wires had shorter lengths and established a critical diameter below which there was no growth

In addition to Gamalski et al. work on the metastability of Au/Ge catalyst particles, this group have also investigated nanowire nucleation kinetics at the triple phase boundary (TPB), in a Au/Ge binary system for VLS-based nanowire growth (see figure 11). A cyclic supersaturation model, whereby a new Ge bi-layer forms at the TPB upon overcoming an activation energy barrier for nucleation was inferred as shown by equation 11:

\[
\Delta G_B = \frac{\alpha^2}{4\Delta\mu}
\]

The size of this barrier determines the rate of nucleation and thus the overall nanowire growth rate. In a cyclic process, the wetting angle of the catalyst increases as Ge precipitates at the rough TPB region, thus continuously increasing supersaturation during the cycle. Continued rising of the supersaturation results in a fall of the kinetic energy barrier for Ge bi-layer formation and step nucleation at the TPB. Step flow lowers the supersaturation and causes the dissolution of the Ge in the TPB region completing a growth cycle. Nanowire nucleation and growth has also been shown to depend on parameters such as substrate temperature, Ge deposition rate and surface diffusion length.

Kim et al. have studied the low-temperature catalytic growth of Ge nanowires and identified three pathways by which growth can proceed, depending on the temperature employed. They rationalised that the pathways arise due to kinetic competition between the imposed timescale for Ge addition (\(\tau_{\text{Au}}\))
and the inherent time scale for Ge nucleation in the Au and Au/Ge system ($\tau_{\text{Ge}}$), where the latter timescale is described by equation 12:

$$
\tau_{\text{Ge}} \approx \tau_0 \exp\left(\frac{\gamma^3}{(\Delta\mu)^2 kT}\right)
$$

(12)

where $\gamma$ is a geometrically weighted difference of interfacial energies and $\Delta\mu$ is the Ge supersaturation.

The three pathways were identified as VSS, VLS and a combination of both mechanisms. When $\tau_{\text{Au}} \ll \tau_{\text{Ge}}$, this corresponded to standard VLS-type growth as the Au was completely dissolved before Ge nucleation (as the seed was a liquid alloy). However, with decreasing temperature, $\tau_{\text{Ge}}$ decreased rapidly and $\tau_{\text{Ge}} < \tau_{\text{Au}}$ meaning that solid Au was still present when Ge nucleated (the seed was not a liquid alloy), corresponding to a mixed regime of both VSS and VLS growth. Finally, when $\tau_{\text{Ge}} \ll \tau_{\text{Au}}$, Ge nucleated out of a seed particle that was mostly solid Au (with a thin AuGe liquid film on the surface), following a VSS growth pathway.

The differences in the growth kinetics between Ge and Si nanowires have been studied by Artoni et al.\textsuperscript{168}, who observed that the two material systems grow in different temperature and time regimes, even though Si and Ge share similar properties, crystal structures and phase diagrams. Ge nanowire growth was limited by the eutectic temperature only (a thermodynamic constraint), while Si nanowire growth was limited kinetically due to the low activation energy of surface diffusion of Si atoms. Additionally, the incubation times were much higher for Si nanowire growth. Also a considerable difference (approximately 60 %) in critical diameter was observed between Ge and Si nanowire growth due to the difference in surface energies, atomic volumes, and supersaturation\textsuperscript{187}.  

\textsuperscript{168}
While the VLS mechanism has been studied in detail for Ge nanowire growth, the VSS mechanism remains relatively unexplored for most material systems, including Ge. A limited number of reports have been presented, highlighting diffusion limited models for VSS nanowire growth \(^{188, 189}\). Despite the fact that these were based on III-V systems, the diffusion-limited approach (as opposed to supersaturation-limited) illustrated in these investigations should be applicable to Ge provided that certain assumptions are valid \(^{188}\). These assumptions include a hemispherical particle, a large interwire separation, negligible diffusion within the seed and steady-state adatom diffusion on the substrate and nanowire sides. While there have not been any reports detailing the VSS mechanism in Ge nanowires to date, it is likely that the VSS growth model will become more understood in the future, due to the increasing popularity of sub-eutectic nanowire growth techniques.

4.0 Morphology Control in Ge Nanowires

Investigations into understanding and controlling nanowire morphology, \(e.g.\) length, diameter, orientation, has largely been achieved using in-situ TEM approaches, due to ability to observe real-time morphological changes in the structure of nanowires \(^{176, 186, 190}\). As discussed above, morphological changes can be induced in Ge nanowire surfaces through annealing and adjusting the Au composition. This composition was varied by tuning the thickness of a Au film that was sputtered onto the surface of the nanowires, which determined the overall Au:Ge atomic ratio of the nanowires\(^{146}\). Changes in the morphology of Ge nanowires can also be achieved by varying the catalyst material used as the growth seed \(^{56}\). Schwarz \textit{et al.} proposed a simple model to explain morphological changes in nanowires grown via the VLS mechanism and postulated that three elementary processes are responsible for a variety of growth behaviours \(^{163}\): facet dynamics, droplet statics and the introduction of new facets were responsible for changes in VLS grown nanowire morphologies and resulted in straight wires, kinked
nanowires and nanowires which crawl along the surface. Their model placed particular importance on the capillary force exerted by the liquid at the TPB; a concept which has been discussed more recently in terms of nanowire morphology by Gamalski et al. 75.

Generally, nanowire morphology can be discussed in terms of kinks, defects, twins and overall crystallinity. Controllable crystallinity of Ge nanosstructures was achieved by Petkov et al. through the use of channelled alumina surfaces 57. The same group also studied the defect formation in Ge more recently through the use of Ag and Au$_x$Ag$_{1-x}$ alloy seeds 70, 114 and observed that defects could be transferred into Ge nanowires from the seed particles via a supercritical-fluid-solid-solid (SFSS) process using both Ag and Au$_x$Ag$_{1-x}$ alloy seeds. The choice of seed was based on meeting several criteria including: low twin formation energy, the presence of a solid-phase seeding regime and similar structure and lattice constants between the particle and the nanowire. The transfer of crystallographic information from a seed particle to a nanowire opens up the possibility of engineering the structure of Ge nanowires and enabling the tuning of band structure via strain modulation. Kinking and defects in Ge nanowires were also investigated by Geaney et al. who used a high boiling point (HBS) method to vary the synthesis temperature to produce straight nanowires consisting of stacking faults (longitudinal and transverse), kinked nanowires and tortuous nanowires 191. While kinked nanowires may have limited applications outside of three-dimensional electronics 192, the study of such architectures provides an understanding of how kinks are formed, thus enabling future generations of researchers to more accurately synthesise straight wires of uniform structural integrity.
4.1 Diameter and Length Control

The control of nanowire diameters and lengths is considered to be of paramount importance due to the dimensional dependency of nanoscale properties. Kim et al. have investigated the control of nanowire diameters via a two-temperature process \(^{48}\). They suggested that the use of low growth temperatures can prevent tapering of Ge nanowires, as diffusing adatoms are less likely to be assimilated into the nanowire sidewalls, ensuring uniform nanowire diameters which can be seeded by Au particles of varying sizes. Seedless growth methods have been effectively used to grow Ge nanowires with tunable diameters in the past few years, by varying the partial pressures and temperatures employed \(^{126}\). Ge nanowire diameters have been controlled to produce ultra-thin nanowires in the absence of conventional metal seeds, with reports quoting diameters below 10 nm \(^{68, 69}\). Both reports used complex organometallic Ge precursors to grow the nanowires, which consist of an amorphous shell around the Ge core, that helps passivate the nanowire surfaces and maintains a uniform diameter. The same group also used solid phase seeding (via a SFSS approach) of Ge nanowires using size-selective Ni seeds which enabled wires to be synthesised with mean diameters of 9.3 and 14.2 nm respectively \(^{71}\). Controlling the size of the original metal seed was vital to achieving governable nanowire diameters. Solid phase catalytic seeds with high melting points, Ni, Cu, Fe etc., offer controlled inter-particle diffusion and precise control over radial dimension of nanowires \(^{71, 111}\). However, during nanowire growth these seeds form germanides which increase the volume of the seeds by up to 300 %, with an increase in the lower limit of attainable nanowire diameter. Biswas et. al. have looked into this seed expansion problem and have used Ag\(_x\)Au\(_{1-x}\) growth promoters, which do not go through any germination, to synthesise diameter controlled nanowires in the sub-10 nm regime \(^{70}\). Diameter controlled seed particles were also utilised by Wen et al. to regulate the diameter of Ge nanowires
grown from Au nanoparticles. The diameters of the nanowires (40 and 80 nm) were found to exactly match the diameter of the nanoparticles.

The use of amorphous sheaths, as mentioned previously, have been used successfully to control the diameters of Ge nanowires. The technique is analogous to controlling nanowire diameter via template pores such as anodic aluminium oxide, as the sheath can be likened to a pore from which the nanowire grows. Materials used for sheaths include carbon, oxides and multi-walled carbon nanotubes. The use of a carbon sheath appears to be particularly effective because one-dimensional carbon materials can be grown using the VLS process with the same metal catalysts used for Ge. The carbon sheath is also immiscible with Ge and is formed simultaneously with the wire during VLS growth. The sheath was found to completely block vapour deposition on the nanowire sidewalls, preventing tapering and thus giving highly uniform diameters, as shown in figure 12.

Length is also a factor which can be affected by the temperature of the growth process, as was shown by Pecora et al. when they investigated the epitaxial growth of Ge nanowires of various orientations. They reported that the length of the wires increased as the temperature increased from 380 to 520 °C and that the lengths varied at a specific temperature depending on the growth orientation. Nanowire lengths can usually be altered by varying the growth time of the reaction and generally there is a linear dependence present. In other words, the time frame over which the precursor is injected into the system in a typical CVD set-up determines the length of the resulting nanowires and is logical because when the injection stops, there is no longer any incorporation of the semiconductor material into the nanowire and therefore growth discontinues. Other methods of tuning the length of nanowires may involve manipulating the kinetics at the liquid-solid interface via the supersaturation of the metal seed.
Dubrovskii et al. have demonstrated the narrowing of the length distribution of Ge nanowires and also presented a theoretical model to explain the behaviour. An interesting conclusion from this report was that as the growth time was decreased from 70 to 15 minutes, the diameter dependence of the length changed. At higher growth times, the length increased with diameter which can be explained by the Gibbs Thomson effect. However, at lower growth times, nanowire lengths decreased with increasing diameter, which suggested the presence of a diffusion-induced growth regime.

### 4.2 Growth Orientation

The control of nanowire growth orientation is highly desirable, as the electronic and optical properties of the nanowire are often orientation dependent, and has been a topic of much investigation in recent years. The orientation of nanowires has been shown to be diameter dependent and additionally, certain nanowire facets are more energetically favourable than others, thus an understanding of growth orientation and faceting is vital for growth engineering. One common method of controlling the orientation of Ge nanowires is through epitaxial growth from substrates such as GaAs (110), Si(111) and Ge (111). The underlying substrate orientation guides the crystallographic growth direction of the nanowires due to lattice matching. Ge nanowires have been observed to grow principally along the <110> direction from GaAs substrates whereas Si and Ge substrates commonly produce nanowires with a <111> growth direction. However, Ge(111) substrates have also been reported to yielding Ge nanowires with a predominately <110> orientation.

Ge nanowires with a <110> growth direction have also been synthesised by Quitoriano et al. using SOITEC (001) oriented silicon-on-insulator substrates. Nanowires could be reproducibly grown along
the <110> direction and the authors compared this to unguided growth on a regular substrate in which the nanowires mostly adopted a <111> orientation. As mentioned previously, solid phase seeding of Ge nanowires, via a VSS mechanism using Ni nanoparticles, could be used to control nanowire diameters. A similar method was also used by Thombare et al. to highlight that narrow diameter Ge nanowires (below 25 nm) adopted a predominantly <110> orientation and were free from kinks and defects, while larger diameter wires (above 25 nm) had a prevalent <111> orientation, with a high density of defects and kinks (figure 13). This orientation dependence on diameter has previously been reported by Schmidt et al. who also reported a transition diameter of around 25 nm. A prevailing <112> growth direction was observed for axially twinned Ge nanowires where twin boundaries propagate along the length of the nanowires. Supersaturation controlled manipulation of the liquid-solid interface kinetics have previously been used previously to control orientations for GaAs nanowires, suggesting the method would also be applicable to Ge nanowire growth.

4.3 Heterostructures

Research into heterostructured nanowires has focused on forming compositionally abrupt interfaces between wire segments, which is vital for reproducible and predictable behaviour across nanowire junctions. Wen et al. have investigated the use of Al-Au alloy catalyst particles to seed the growth of Si-Ge nanowires and form abrupt heterojunctions (see figure 14). They confirmed the ability to modulate the junction on the nanoscale via a VSS mechanism and obtain an interfacial abruptness of below 1 nm. The same group also reported the use of Ag-Au catalysts to control the heterojunction in Si-Ge nanowires and the application of regular Au-Ge catalysts to form heterostructured nanowires of group IV and III-V materials. The abruptness of the heterojunction using the Ag-Au catalysts was approximately 1.3 nm and so offers similar benefits as the Al-Au alloy. Both the use of Ag-Au and Au-
Al catalysts employ a VSS type growth mechanism (Ag-Au catalysts can also seed wires via a VLS mechanism, depending on which alloy composition is present) and have the advantage of very low solid solubility of Si and Ge in the seed metals. One of the primary disadvantages of the VSS mechanism is that it yields a lower nanowire growth rate compared to the VLS mechanism. An ideal scenario would be to take advantage of the standard VLS mechanism, to ensure a high growth rate, in combination with a VSS-type process to yield compositionally abrupt interfaces at the same time. Interestingly, Geaney et al. have reported the VLS growth of Si-Ge nanowires with an interface abruptness of 1-2 atomic planes, confirmed by atomic-resolution STEM-EELS analysis.  

In contrast to the highly abrupt interfaces reported above, Clark et al. identified diffuse interfaces which noticeable broadening with increasing nanowire diameter. Interfacial broadening is normally due to the “reservoir” effect whereby a significant amount of the semiconductor material remains in the seed particle after the source of precursor has ceased, resulting in a compositional gradient at the junction between the two materials in question (in this case, Si and Si$_{1-x}$Ge$_x$). The broadening presents one of the fundamental challenges to the fabrication of abrupt heterojunctions. Dayeh et al. report 100% compositional modulation in Ge-Si nanowire heterostructures through Au catalysts via the VLS mechanism. Interfacial abruptness was not the focus of the report however, and this effect was not investigated in detail. Instead, the group studied defects in the stacking sequence and how they affected the TPB behaviour and nanowire morphology. Several reports have been published describing the interfacial abruptness from a theoretical/modelling point of view, and this may be the most promising method of gaining greater insight into the formation of sharp interfaces.
Other interesting Ge nanowire heterostructures which have been investigated include Ge nanowire-
GeSiOₓ nanotubes, radial core-shell heterostructures of Ge-SiOₓ and Ge-γAuGe nanowires. In particular, the last report is of interest due to the presence of both stable and metastable phases in the same nanowire. The authors present a method to grow Ge nanowires with both stable and metastable phases via the VLS mechanism. They heat the wires in-situ and observe how the liquid-solid interface expands into the nanowire due to the uptake of Ge into the seed. Interestingly, the interface does not recede upon cooling, but crystallises into metastable γAuGe with the top of the seed remaining in the liquid phase. The interface between the Ge and γAuGe appears to be about 1 nm in length which is comparable to reports already mentioned.

5.0 Conclusion and Outlook

The vast body of research that has accumulated over the past decade has made the semiconducting nanowire a strong candidate for future CMOS based devices. The shift in the structure of the channel material in MOSFET devices from a planar configuration to architectures with reduced dimensionalities has necessitated the development of one-dimensional structures. As Ge shares many properties with Si, the material is sure to be at the forefront of any future developments. The wealth of synthetic methods available, the improved transport properties over Si and the ability to better control the morphology of Ge nanowires will ensure its placement as one of the leading materials for nanoscale development. Lieber et al. conclude that the three key ingredients to the nanowire system are the single-crystalline nature of the material, quantum confinement effects at narrow diameters and the ability to tailor the morphology of the nanowire itself. The growth techniques employed along with an understanding of the growth kinetics and thermodynamics of the Au/Ge system are crucial to producing monocrystalline Ge and controlling the nanowire morphology, which in turn, is necessary to
synthesize nanowires with highly uniform, narrow diameters so that these confinement effects can be taken advantage of. Consequently, this article has reviewed these aspects which are most critical to the advancement of Ge nanowire growth. The most common synthetic methods have been detailed as well as the most recent studies in dynamics and morphology control. As a result of the fundamental breakthroughs that have been achieved in these three main areas of Ge nanowire research over the last decade, the realisation of Ge nanowire based applications, such as lithium-ion batteries\textsuperscript{14-16}, field effect transistors (FETs)\textsuperscript{17, 18}, memory applications\textsuperscript{19-21}, photovoltaics\textsuperscript{22, 23} and nanoelectromechanical systems (NEMS)\textsuperscript{24, 25} draws ever closer.

Semiconducting nanowires can now be synthesised in large quantities using gas and solution based techniques, as evidenced by reports such as that by Wang \textit{et al.}\textsuperscript{51} which is promising for industry scale production. One key issue to address is the combination of top-down versus bottom up paradigms to produce Ge nanowires in large quantities and in controlled orientations and placements\textsuperscript{43}. One of the most noteworthy publications that was mentioned in this article was the endotaxial growth of Ge via the VLS mechanism\textsuperscript{47}, which describes the growth of nanowires along a substrate, which results in aligned nanowires. Consequently, the combination of the scaling up methods developed by Wand \textit{et al.}\textsuperscript{51} and endotaxial growth along substrates may enable the simultaneous alignment of commercial scale quantities of Ge nanowires in the future. Li \textit{et al.}\textsuperscript{47} report that the primary criteria to be satisfied include the dissolving of the catalyst into the substrate and the prevention of the catalyst from moving along the substrate. The use of substrates of sufficient size will also be necessary if large quantities are to be produced, but despite these limitations, this method holds substantial promise as a viable means to produce aligned Ge nanowires for commercial scale applications. Conversely, the ability to
manufacture contacts and devices based on random nanowire networks \(^{135}\) may provide an interesting alternative to alignment, as this would eliminate the need to align the nanowires before integration.

Even as isolated architectures, Ge nanowires are ideal platforms for the investigation of material properties on the nanoscale. Accurate comparisons between bulk and nanoscale materials can be achieved through the investigation of nanowires, both via in-situ as they grow and ex-situ after growth has finished. Furthermore, additional aspects such as defect density, recombination processes and interface behaviour at heterojunctions need to be completely understood via isolated nanowire studies in order for these promising materials to be utilised to their full potential \(^8\).

**Acknowledgements**

We acknowledge financial support from the Irish Research Council for Science Engineering and Technology (IRCSET) and Science Foundation Ireland (Grants: 09/SIRG/I1621, 06/IN.1/I106, 08/CE/I1432 and 09/IN.1/I2602). This research was also enabled by the Higher Education Authority Program for Research in Third Level Institutions (2007-2011) via the INSPIRE programme.
References


E. Sutter, B. Ozturk and P. Sutter, *Nanotechnology*, 2008, **19**.


S. N. Mohammad, *J. Chem. Phys.*, 2009, **131**.


D. Shakthivel and S. Raghavan, *J. Appl. Phys.*, 2012, **112**.


**Figure 1.** Flow-SLS growth. (a) Custom microfluidic chip filled with Rhodamine 6G dye to visualize chip zones. (b) Schematic of flow-SLS synthesis of semiconductor nanowires grown from substrates held in flow. (c) Flow-SLS chip mounted in a stainless-steel holder, as during growth (d) and (e) SEM images of CdSe (d) and ZnSe (e) nanowires grown in flow at 330 °C from 10- and 2-nm-thick Bi layers, respectively. “Reprinted by permission from Macmillan Publishers Ltd: [Nat. Nanotechnol.]” copyright 2013.
**Figure 2.** Representation of VLS and VSS mechanisms for growing SiNWs. Above $T_E$ **(left)**, the nanowires have a liquid gold cap and grow via VLS growth. Below $T_E$ **(right)**, the cap of relatively thick nanowires is liquid, whereas the cap of relatively thin nanowires becomes a crystalline solid. “From ref 74, reprinted with permission from AAAS.”
Figure 3. (a) Schematic illustration of the endotaxial SiGe nanowire formation process. SEM images of (b) the aligned SiGe nanowires synthesised at 720 °C on a Si wafer, where the inset shows the enlarged nanostructure, and (c) the same sample after silicate/oxide etching by HF, where the inset shows the enlarged SiGe nanowire surface. Scale bars for (b) and (c) are both 10 μm, 500 nm for the inset of (b), and 200 nm for the inset of (c). “Adapted with permission from ref. 47, copyright 2012, American Chemical Society.”
Figure 4. Side-view SEM images of Ge nanowires grown on a GeBSi substrate via a two-temperature process. The growth temperature during the base growth stage was 350 °C, while subsequent nanowire growth was performed at 300 °C for 20 min. The growth time during the base growth stage was: (a) 6 min, (b) 4 min and (c) 2 min. A 50 nm diameter Au colloidal solution was used. The regions marked by arrows in the SEM images are the part of nanowires grown during the base growth stage. Scale bar = 500 nm. “Adapted with permission from ref. 48, copyright 2012, American Chemical Society.”
Figure 5. (a) Photograph of Ge nanowire fabric (diameter = 13 mm). SEM images of (b) the edge and (c) the cross-sectional area of a 30 μm thick fabric. (d) SEM image of the surface morphology of the Ge nanowire fabric. (e) Photograph of a 1.5 mm thick Ge nanowire fabric. “Reproduced from Ref. 51 with permission from The Royal Society of Chemistry.”
Figure 6. (a) SEM image illustrating the high density 1D Ge nanostructures grown from Ni nanoparticles. The HRTEM image shown in panel (b) represents a highly crystalline nanowire with a ⟨110⟩ growth direction (inset in panel (b) shows the high crystal quality of the nanowires synthesized). “Adapted with permission from ref. 71, copyright 2011, American Chemical Society.”
**Figure 7.** Ge nanowire grown using a self-seeded growth mechanism. In situ TEM heating stage experiments showing the Ge nanowire diameter increasing with temperature. Adapted with permission from ref. 69, copyright 2013, American Chemical Society.
Figure 8. TEM images of the enabled Au/Ge nanostructures after thermal annealing at 450 °C for nanowires with: (a) 13–25, (b) 29–37, (c) 38–5, and (d) 70–80 atom % Au. Adapted with permission from ref. 146, copyright 2010, American Chemical Society.
**Figure 9.** TEM images of a Au seed particle melted at 346 °C which migrates into the stem of the nanowire with increasing temperature. Ge recrystallised in the spherical end as the Au/Ge melt shifts into the neck of the nanowire. “From ref 143, reprinted with permission from AAAS.”
Figure 10. (a) to (e) Sequence of TEM images of a Ge nanowire close to the nanowire tip during *in-situ* annealing experiments at different temperatures; between room temperature and 575 °C. (a) Au–Ge alloy crystalline nanoparticle adjacent to the Ge nanowire before surface melting starts, (b) to (e) exchange of material across the Ge nanowire/liquid drop interface after melting of the alloy Au–Ge nanoparticle and (f) Au–Ge binary alloy phase diagram. “Adapted with permission from ref. 141, copyright 2010, American Chemical Society.”
Figure 11. Bright field ETEM image sequence of the catalyst interface around the TPB of a growing Ge nanowire at ≈ 310 °C in Ge$_2$H$_6$. In (A) the atomically rough surface is denoted by $R$, the wetting angle by $\theta_c$, and $\gamma_{lv}$, $\gamma_{ls}$, and $\gamma_{vs}$ are the surface energy differences between the liquid–vapour, liquid–solid, and vapour–solid surfaces, respectively. The inset shows a selected area fast fourier transform of the Ge nanowire. In (E) the original (111) solid–liquid interface is traced with a dotted black line to highlight the advancement of the growth interface. “Adapted with permission from ref. 75, copyright 2011, American Chemical Society.”
Figure 12. (a) Schematic for carbon sheath formation during the Ge nanowire growth process, (b) bright-field STEM image of a single Ge nanowire with a carbon sheath and (c) EDS analysis of the corresponding nanowire from the positions P1 to P5. This data shows that Au diffusion does not occur below the carbon sheath. “Adapted with permission from ref. 194, copyright 2012, American Chemical Society.”
Figure 13. (a) and (b) Show SEM images of different regions on the same VSS-grown sample (a) shows Ge nanowires of <25 diameter with a straight morphology while (b) shows larger diameter nanowires with a tortuous morphology resulting from continuous kinking during growth. TEM Images (c) and (d) show smaller and larger diameter nanowires with straight and kinked morphologies, respectively. “Reprinted with permission from ref 204. Copyright 2012, AIP Publishing LLC.”
Figure 14. TEM and STEM analysis of a Si-Ge heterojunction nanowire. (A) High-resolution TEM image of a Si-Ge heterojunction nanowire. (B) HAADF-STEM image of a wire (diameter 17 nm). The inset shows the intensity profile across the interface, averaged over a 5-nm strip along the midpoint of the wire. The width of the interface is 1.3 nm. (C) HAADFSTEM image of a Si/Si$_{1-x}$Ge$_x$ nanowire (diameter 21 nm). (D) EDS line profile of Si and Ge through the Si/Si$_{1-x}$Ge$_x$ junction, as indicated in (C), showing a sharp transition (less than 2 nm) from Si to SiGe. The composition of the Si$_{1-x}$Ge$_x$ alloy segment is estimated to be Si$_{0.7}$Ge$_{0.3}$. “From ref 118, reprinted with permission from AAAS.”