<table>
<thead>
<tr>
<th>Title</th>
<th>A combined hard x-ray photoelectron spectroscopy and electrical characterisation study of metal/SiO2/Si(100) metal-oxide-semiconductor structures</th>
</tr>
</thead>
<tbody>
<tr>
<td>Author(s)</td>
<td>Walsh, Lee A.; Hughes, Gregory; Hurley, Paul K.; Lin, Jun; Woicik, Joseph C.</td>
</tr>
<tr>
<td>Publication date</td>
<td>2012</td>
</tr>
<tr>
<td>Type of publication</td>
<td>Article (peer-reviewed)</td>
</tr>
<tr>
<td></td>
<td><a href="http://dx.doi.org/10.1063/1.4770380">http://dx.doi.org/10.1063/1.4770380</a></td>
</tr>
<tr>
<td></td>
<td>Access to the full text of the published version may require a subscription.</td>
</tr>
<tr>
<td>Item downloaded from</td>
<td><a href="http://hdl.handle.net/10468/4292">http://hdl.handle.net/10468/4292</a></td>
</tr>
</tbody>
</table>

Downloaded on 2019-02-17T18:49:46Z
A combined hard x-ray photoelectron spectroscopy and electrical characterisation study of metal/SiO$_2$/Si(100) metal-oxide-semiconductor structures

Lee A. Walsh, Greg Hughes, Paul K. Hurley, Jun Lin, and Joseph C. Woicik

Citation: Appl. Phys. Lett. 101, 241602 (2012); doi: 10.1063/1.4770380
View online: http://dx.doi.org/10.1063/1.4770380
View Table of Contents: http://aip.scitation.org/toc/apl/101/24
Published by the American Institute of Physics

Articles you may be interested in
High resolution-high energy x-ray photoelectron spectroscopy using third-generation synchrotron radiation source, and its application to Si-high $k$ insulator systems
A combined hard x-ray photoelectron spectroscopy and electrical characterisation study of metal/SiO₂/Si(100) metal-oxide-semiconductor structures

Lee A. Walsh,¹ Greg Hughes,¹ Paul K. Hurley,² Jun Lin,² and Joseph C. Woicik³

¹School of Physical Sciences, Dublin City University, Glasnevin, Dublin 9, Ireland
²Tyndall National Institute, University College Cork, Lee Maltings, Cork, Ireland
³National Institute of Standards and Technology, Gaithesburg, Maryland 20899, USA

(Received 11 September 2012; accepted 26 November 2012; published online 11 December 2012)

Combined hard x-ray photoelectron spectroscopy (HAXPES) and electrical characterisation measurements on identical Si based metal-oxide-semiconductor structures have been performed. The results obtained indicate that surface potential changes at the Si/SiO₂ interface due to the presence of a thin Al or Ni gate layer can be detected with HAXPES. Changes in the Si/SiO₂ band bending at zero gate voltage and the flat band voltage for the case of Al and Ni gate layers derived from the silicon core levels shifts observed in the HAXPES spectra are in agreement with values derived from capacitance-voltage measurements. © 2012 American Institute of Physics.

Hard x-ray photoelectron spectroscopy (HAXPES) is emerging as a technique which has the capability of providing chemical and electronic information on much larger depth scales than conventional x-ray photoelectron spectroscopy.¹⁻³ This has potential application in the study of buried interfaces as found at the oxide/semiconductor interface, particularly if changes at this interface are of interest following the subsequent deposition of a metal capping layer in the fabrication of metal-oxide-semiconductor (MOS) structures. Photoemission sampling depths in excess of 10 nm (Ref. 4) allow for direct comparison between results obtained from electrical characterisation techniques and photoemission experiments, as these measurements can be made on identical structures thereby bridging the gap between interface chemistry and electrical properties at buried interfaces.

For this study exploring the combination of HAXPES and electrical characterisation techniques, the experiments were performed on Si(100)/SiO₂ MOS structures. This system was selected as the interpretation of the multi-frequency capacitance-voltage (CV) response is well developed,⁴ the interface is representative of an unpinned surface Fermi level, and the structure allows accurate determination (±50 meV (Ref. 6)) of surface potential for a given gate voltage based on CV measurements. The samples were formed over n and p-doped silicon substrates and were capped with high (Ni) and low (Al) work function metals to induce surface potential shifts at the Si(100)/SiO₂ interface for examination by the HAXPES and CV methods. Using a photon energy of 4150 eV in these investigations allowed for the simultaneous detection of photoemission signals from metal, oxide, and substrate core levels. The band gap of Si (1.1 eV) is wide enough to allow differences in the binding energy (BE) of the n and p-doped substrate core levels to be detected, which directly reflect different Fermi level positions in the band gap.⁷

In this paper, we illustrate the ability of HAXPES to measure Fermi level movements in the semiconductor substrate and potential differences across the oxide for MOS structures, and explain how these results compare with CV measurements on identical structures.

High quality thermally grown SiO₂ layers, with a thickness of 8 nm, were grown using a dry oxidation process in a furnace at 850 °C on both n (2–4 Ω cm, ~1 × 10¹⁵ cm⁻³) and p (10–20 Ω cm, ~1 × 10¹⁵ cm⁻³) doped silicon(100) substrates following a standard silicon surface clean. The samples for HAXPES analysis were capped with 5 nm Ni or 5 nm Al blanket films by electron beam evaporation. For electrical characterisation, Ni/Au (90 nm/70 nm) and Al (160 nm) gate electrodes were formed by electron beam evaporation and a lift off lithography process. The Si/SiO₂ samples did not receive a final forming gas (H₂/N₂) anneal.

HAXPES work is usually performed at synchrotron radiation sources due to the need for high brilliance to compensate for the rapid decrease in subshell photo-ionization cross-section with increasing excitation energy.⁸ HAXPES measurements were carried out on the NIST beamline X24A at the National Synchrotron Light Source (NSLS) at Brookhaven National laboratory (BNL). A double Si(111) crystal monochromator allowed for photon energy selection in the range of 2.1–5.0 keV. An electron energy analyser was operated at a pass energy of 200 eV giving an overall instrumental energy resolution of ~0.35 eV at the chosen photon energy of 4150 eV. Samples were fixed on a grounded Al sample holder with stainless steel clips, which connected the front of the samples to the sample holder. In order to ensure correct energy calibration throughout the experiment, metallic Ni Fermi edge reference spectra were acquired immediately before and after the acquisition of the SiO₂ and Si substrate core level peaks. The resultant error associated with this photon energy correction procedure is estimated to be no more than ±50 meV. The maximum depletion region width for the 1 × 10¹⁶ cm⁻³ doped Si substrate is ~800 nm and the total sampling depth of the HAXPES measurements is estimated to be no more than 23 nm (Ref. 9) for the substrate Si 1 s which has a kinetic energy of ~2310.5 eV for the 4150 eV photon energy used in these studies,¹⁰ where the
total sampling depth includes the ability to detect the whole of the 5 nm of metal, 8 nm of oxide, and no more than 10 nm sampling depth into the Si. Therefore, the BE of the acquired Si substrate core level peaks directly reflect the position of the Fermi level in the silicon at the Si/SiO2 interface, i.e., the surface Fermi level position. However, it is noted that for Si samples in inversion, which exhibit strong surface band bending, the sampling depth of the HAXPES may cause the peaks to shift by up to 0.1 eV to lower BE.11 The CV measurements were recorded using a CV enabled meter following open calibration. The measurements were performed on-wafer at room temperature (22 °C) in a dry air environment (dew point ≤ -65 °C).

Figure 1 shows the Si 1 s core level spectra originating from the substrate and the 8 nm SiO2 layer for both n and p-doped Si, with and without the presence of a metal gate. The BE positions of the core level peaks are measured and the difference between the n and p type Si substrates is used to estimate the Fermi level separation at the Si/SiO2 interface. HAXPES measurements on the uncapped Si/SiO2 samples revealed that the BE position for the p-type Si peaks was ∼0.32 eV lower than the n-type substrate consistent with the Fermi level residing closer to the valence band edge for the p type and closer to the conduction band edge for the n type. The difference is however less than the expected value of 0.57 eV, which is calculated from the theoretical Fermi level position difference for n and p silicon with a doping concentration of 1 × 10^{15} cm\(^{-3}\).

The reduction in measured difference in the Si 1 s core level BE indicates that there is band bending present at the SiO2/Si interface even in the absence of a metal overlayer. In order to establish the approximate position of the Fermi level in the band gap with respect to the valence band edge prior to metal deposition, valence band spectra were acquired at the same photon energy. An extrapolation of the Si valence band to a zero signal intensity yields the approximate position of the valence band edge.12 Although more accurate methods have been recently employed,13 this method is sufficient to provide the accuracy required here. Reference spectra of a sample with a Ni gate were subsequently taken, and the nickel metallic edge was used to establish the Fermi level position at 0 eV BE on the x-axis. These measurements show that the Fermi level of the n-type sample is ∼0.95 eV above the valence band edge, indicating an accumulated surface with the surface Fermi level above its flat band position of 0.85 eV above the valence band. Similar measurements for the p-type sample show the Fermi level is ∼0.66 eV above the valence band edge, above its flat band position of 0.28 eV, indicating that the p-type surface is weakly inverted. Both of these observations are consistent with fixed positive charge in the SiO2 which is expected based on the oxidation temperature of 850 °C and the absence of any post deposition annealing.

The effect of the deposition of high (Ni—5.15 eV (Ref. 15)) and low (Al—4.1 eV (Ref. 15)) work function metals (5 nm) on the SiO2 surface on the Si 1 s binding energy is also shown in Figure 1. If the Fermi level at the SiO2/Si interface is free to move, it would be expected to align with the metal Fermi levels resulting in a slight increase in band bending (increase in core level BE) for the n-type substrate with the low work function Al contact, given that the electron affinity of Si is 4.05 eV. For the Ni contact, a large increase in band bending (reduction in core level BE) would occur as Ni has a high work function. Alternatively, for the p-type substrate, an Al contact would result in an increase in band bending (increase in core level BE), while a Ni contact would result in a decrease in band bending (decrease in core level BE). HAXPES measurements in Figure 1 for samples with Al gates show that the Si 1 s signal originating from the silicon substrate, located at a BE of 1839 eV, shifts 0.14 eV for the p-type, and 0.08 eV for the n-type to higher BE. While for the Ni gate, the Si 1 s peak shifts ∼0.12 eV for the p-type and ∼0.22 eV for the n-type to lower BE energy. The experimentally observed shifts for the samples with metal gates are therefore consistent with the direction of expected surface Fermi level movement, while not matching the expected shift magnitudes.

The limited ability to move the Fermi level closer to the valence band edge with the high work function Ni is consistent with fixed positive charge in the SiO2 which will tend to accumulate electrons at the Si/SiO2 interface. In addition, as the samples received no final forming gas (H2/N2) anneal, it is expected that interface defects originating from silicon dangling bonds (Pb centres) will be present, which will also restrict somewhat the movement of the surface Fermi level. The Pb centres at the Si(100)/SiO2 interface have levels in both the lower and upper energy gap regions.16-18

Work function differences between the metal and the partially pinned Si Fermi level should also result in a potential difference across the oxide layer which should manifest as a BE shift of the associated oxide core levels.3,7 These changes would be expected to be most apparent between the n-type Si and the Ni, or the p-type Si and the Al, as these both represent the largest difference in work functions. The spectra in Figure 1 also show the changes in BE of the Si 1 s
oxide peak (located at \(\sim 1844\) eV) for both dopant types resulting from metal deposition. For a \(p\)-type sample the deposition of the low work function Al results in an increase in the Si 1s oxide peak BE of 0.31 eV reflecting a potential decrease consistent with the alignment of the Fermi levels. For the Ni capped \(p\)-type sample, a decrease in the BE of 0.38 eV is measured reflecting a potential increase across the oxide caused by the high work function Ni contact after Fermi level alignment. The corresponding BE shift for the \(n\)-type sample was 0.09 eV to higher BE, and 0.67 eV to lower BE for the Al and Ni cap, respectively. All of these changes are consistent with the expected polarity of the potential difference across the oxide layer caused by the low and high work function metals. Figures 2(a) and 2(b) show a schematic diagram illustrating the changes in BE due to Fermi level movements and changes in the potential field across the oxide for a \(p\)-type Si substrate following the deposition of Al and Ni contacts, respectively. The centre of the Si 1s oxide peak is located at a weighted average of the photoemission signal intensity from the different depths into the oxide.\(^2\) Note that the shift resulting from Fermi level movement in the bulk Si is also present in the oxide peaks, so any shift in the oxide peaks is a combination of the Fermi level movement and a potential difference across the oxide.

The CV responses recorded at an ac signal frequency of 1 MHz for the corresponding Al (160 nm) and Ni/Au (160 nm) gate Si/SiO\(_2\) MOS capacitors for the \(n\) and \(p\)-type silicon are shown in Figures 3(a) and 3(b), respectively. The multi-frequency CV responses from 1 kHz to 1 MHz (not shown) exhibit the features associated with Pb defects at the Si/SiO\(_2\) interface, consistent with previous publications.\(^17\) The presence of unpassivated silicon dangling bonds (Pb defects) is expected as the samples did not receive a final forming gas anneal. The ac signal frequency of 1 MHz, shown in Figures 3(a) and 3(b), was selected to minimise the effect of the silicon dangling bond defects on the CV response. Considering first the surface potential at 0 V, which is the condition for the HAXPES measurements, the CV observations match the expected results, and are consistent with the HAXPES measurements, indicating: surface accumulation for the Al gate over the \(n\)-type, inversion of the surface for the Al gate over \(p\)-type, and depletion of the surface for the Ni gate over both \(n\) and \(p\)-types. From the CV responses, the surface potential at 0 V can also be calculated by fitting the CV with a Poisson CV solver.\(^19,20\) From the resulting surface potentials (\(\Phi_s\)), the values of \(E_f-E_v\) at 0 V are shown in Figure 3, and compared with the corresponding HAXPES measurements in Table I. The shift in surface potential for the Al with respect to the Ni gate samples on...
n-type silicon is 0.36 eV which compares to the value of 0.3 eV from HAXPES. For the p-type sample the surface potential shift from the Al to the Ni gate is 0.28 eV which compares to 0.26 eV from the HAXPES as shown in Table I. When taking into account the errors in surface potential for the two methods which are ±50 meV for both the HAXPES and CV fitting, this is a good agreement between the HAXPES and CV analysis. The increase in capacitance 0.3 eV from HAXPES. For the

<table>
<thead>
<tr>
<th>Sample</th>
<th>E_F-E_V</th>
<th>E_F-E_V</th>
<th>E_F-E_V</th>
<th>ΔE_F</th>
<th>Flat band</th>
</tr>
</thead>
<tbody>
<tr>
<td>n-type (CV)</td>
<td>N/a</td>
<td>1.00 eV</td>
<td>0.64 eV</td>
<td>0.36 eV</td>
<td>0.7 V</td>
</tr>
<tr>
<td>n-type (HAXPES)</td>
<td>0.95 eV</td>
<td>1.03 eV</td>
<td>0.73 eV</td>
<td>0.3 eV</td>
<td>0.76 eV</td>
</tr>
<tr>
<td>p-type (CV)</td>
<td>N/a</td>
<td>1.05 eV</td>
<td>0.77 eV</td>
<td>0.28 eV</td>
<td>0.66 V</td>
</tr>
<tr>
<td>p-type (HAXPES)</td>
<td>0.66 eV</td>
<td>0.8 eV</td>
<td>0.54 eV</td>
<td>0.26 eV</td>
<td>0.69 eV</td>
</tr>
</tbody>
</table>

As well as providing information on the surface potential at zero gate voltage, the HAXPES method can also detect the flat band voltage difference between the Ni and Al gate samples. The flat band voltage in a MOS capacitor is the flat band voltage difference between the Ni and Al gate samples. The flat band voltage in a MOS capacitor is the potential at zero gate voltage, the HAXPES method can also detect the potential difference across the SiO2 layer. The changes in the band bending at the Si/SiO2 interface and the potential difference across the SiO2 are consistent with the difference in metal work functions and are in agreement with the results derived from CV measurements.

The authors from Dublin City University and the Tyndall National Institute acknowledge the financial support of SFI under Grant No. SFI/09/IN.1/I2633. The central fabrication facility at Tyndall is acknowledged for the fabrication of the experimental samples used in this work. Adi Negara from Tyndall is acknowledged for help with the fitting of the CV curves to obtain the surface potential values. Access to the X24A HAXPES beamline at Brookhaven National Laboratory was obtained through a General User Proposal. Use of the National Synchrotron Light Source, Brookhaven National Laboratory, was supported by the U.S. Department of Energy, Office of Science, Office of Basic Energy Sciences, under Contract No. DE-AC02-98CH10886.


15D. R. Lide, CRC Handbook of Chemistry and Physics (CRC, Boca Raton, 2007).


