<table>
<thead>
<tr>
<th>Title</th>
<th>Properties of latent interface-trap buildup in irradiated metal-oxide-semiconductor transistors determined by switched bias isothermal annealing experiments</th>
</tr>
</thead>
<tbody>
<tr>
<td>Author(s)</td>
<td>Jaksic, Aleksandar B.; Pejovic, M. M.; Ristic, G. S.</td>
</tr>
<tr>
<td>Publication date</td>
<td>2000</td>
</tr>
<tr>
<td>Type of publication</td>
<td>Article (peer-reviewed)</td>
</tr>
</tbody>
</table>
[http://dx.doi.org/10.1063/1.1336159](http://dx.doi.org/10.1063/1.1336159)  
Access to the full text of the published version may require a subscription. |
| Item downloaded from | [http://hdl.handle.net/10468/4408](http://hdl.handle.net/10468/4408) |

Downloaded on 2019-09-09T23:04:10Z
Properties of latent interface-trap buildup in irradiated metal–oxide–semiconductor transistors determined by switched bias isothermal annealing experiments

Aleksandar B. Jaksic, a) Momcilo M. Pejovic, and Goran S. Ristić
Faculty of Electronic Engineering, University of Nis, Beogradska 14, 18000 Nis, Yugoslavia

(Received 24 July 2000; accepted for publication 1 November 2000)

Isothermal annealing experiments with switched gate bias have been performed to determine the properties of the latent interface-trap buildup during postirradiation annealing of metal–oxide–semiconductor transistors. It has been found that a bias-independent process occurs until the start of the latent interface-trap buildup. During the buildup itself, oxide-trap charge is not permanently neutralized, but is temporarily compensated. © 2000 American Institute of Physics.

Regardless of many years of extensive research, 1 there are still gaps in understanding of postirradiation effects in metal–oxide–semiconductor (MOS) devices. One of the most controversial postirradiation phenomena certainly is the so-called latent interface-trap buildup (LITB). 2 The LITB is defined as a large sudden increase in interface traps during postirradiation annealing, after apparent saturation of the interface-trap density immediately following the irradiation. 2 It can have significant implications on performance and long-term reliability of MOS devices in radiation environments. The LITB has been observed in several different MOS device types and previous investigations have clarified some details pertinent to this process. 2–5 Namely, it has a much longer time scale than normal, conventional interface trap buildup, 6 which occurs during and immediately following the irradiation (several hours for normal buildup versus several thousand hours for LITB at room temperature). 5 During the LITB, the increase in interface traps is accompanied by the decrease in oxide-trap charge. The LITB is a thermally activated process, with an activation energy of 0.47 eV. 2 The LITB is also a radiation-induced effect, enhanced by radiation dose and positive gate bias. 25 We have recently performed a detailed study aimed at elucidating additional details of the LITB. Here, we report and discuss the results of switched bias isothermal annealing experiments that have revealed some important properties of this phenomenon.

Commercial n-channel power vertical double-diffused MOS field-effect transistors (VDMOSFETs) EFL1N10, 5 known to exhibit the LITB, were irradiated at room temperature with Co-60 gamma rays to a total dose of 200 Gy at a dose rate of 0.03 Gy(Si)/s. The gate bias (V_GS) during irradiation was +10 V. Irradiated devices were subjected to isothermal annealing, during which time the gate bias was switched from positive to negative or vice versa at some characteristic points. The first data points in the figures were measured immediately after irradiation, and the second points immediately before annealing. Transistors were characterized for the densities of radiation-induced oxide-trap charge [\( \Delta N_{ox}(\text{cm}^{-2}) \)] and interface traps [\( \Delta N_{it}(\text{cm}^{-2}) \)], using the midgap (MG) technique of McWhorter and Winokur. 7 The modified charge-pumping (CP) technique for power VDMOSFETs (Ref. 8) was also used. Only MG data will be shown here, CP data in all cases confirm the trends of MG data.

Figure 1 shows \( \Delta N_{ox} \) and \( \Delta N_{it} \) during annealing for the case when the bias switch was made immediately before the start of LITB, i.e., at the end of phase 1 of annealing. 9 It can be concluded that the \( \Delta N_{it} \) and \( \Delta N_{ox} \) behaviors are independent of the bias sign during phase 1. Moreover, the bias sign during this phase does not affect device response at later annealing times. It is the bias sign in the period after the start of the LITB that determines the defects’ behavior. The LITB is observed for both positive and negative V_GS, but is largely suppressed in the latter case.

Figure 2 shows the effect of bias switch from positive to negative at some characteristic points during annealing.

\[ \text{FIG. 1. } \Delta N_{ox} \text{ and } \Delta N_{it} \text{ during switched bias isothermal annealing at } 140 {^\circ}\text{C. The bias was switched at point A (4 h).} \]
When the switch is made at the point of maximum $\Delta N_{it}$ (140 °C data), $\Delta N_{ot}$ “rebounds” to its preannealing value and the $\Delta N_{it}$ decrease is enhanced. The first postswitch data point in Fig. 2 was measured some 20 h after the switch; however, it takes only several minutes, if not even less, for dramatic changes in $\Delta N_{ot}$ to occur. These changes are shown to be reversible: switching the bias to positive again leads to $\Delta N_{ot}$ values close to the values before the first bias switch. It can be concluded that during phase 2 of annealing, the oxide-trap charge is not permanently neutralized, but rather temporarily compensated by the electrons tunneling from Si under the positive bias. When the bias is switched at later annealing times, i.e., at the end of phase 3 (140 and 170 °C data), $\Delta N_{ot}$ also rebounds, but not quite to its preannealing value, while $\Delta N_{it}$ changes are almost negligible. This implies that at later annealing times there is permanent neutralization of a portion of the oxide-trap charge. Since this portion is more significant in both absolute and relative terms at the higher annealing temperature, the permanent neutralization is most probably caused by thermal emission of electrons from the oxide valence band to traps in the oxide.

The presented experimental results have serious implications for the understanding of processes underlying the LITB, which will be briefly discussed below. It is clear from Fig. 1 that some bias-independent process occurs during phase 1 of annealing. This is inconsistent with the LITB model involving bias-assisted tunneling of electrons from Si and the assumption of a peaked hole-trap distribution further from the Si/SiO$_2$ interface than is typical. An interesting possibility is to attribute the LITB to retarded $^3$H$^+$ transport through SiO$_2$ and Si and its interactions at or near the Si/SiO$_2$ interface and/or in the Si surface layer. Commercially processed oxides, as is our case, are plausible candidates for retarded $^3$H$^+$ transport, during which the $^3$H$^+$ is captured at traps associated with O vacancies, and released at later annealing times. If we take the scenario of interface-trap formation by $^3$H$^+$ reaction at the interface, we would have essentially the same mechanism as for conventional interface-trap buildup, but slowed down. A particularly intriguing possibility is that $^3$H$^+$-induced passivation of dopants in the Si surface layer may lead to a switch from buried to surface channel conduction. In such a case, the latent increase in $\Delta N_{it}$ would not necessarily have to come as a consequence of the increase in the actual number of interface traps, but as a result of their increased influence on conduction in the $p$-channel region of our devices, as the current would move closer to the Si/SiO$_2$ interface. The reversible exchange of $^3$H$^+$ between near-interfacial SiO$_2$ and Si, along with the reversible oxide-trap charge compensation by electrons, may be responsible for rebound in $\Delta N_{ot}$ after the bias switch in Fig. 2 and also for the reversible $\Delta N_{it}$ changes in subsequent bias switches. However, the bias-independent behavior during phase 1 of annealing is more difficult to account for. It might be that the $^3$H$^+$ ions are, during this period, so deeply trapped that the bias sign has no influence on their transport. On the other hand, for the retarded $^3$H$^+$ transport concept to be consistent with experimental data in Fig. 2, almost 45% of $\Delta N_{ot}$ after irradiation should be due to hydrogen ions, and not due to trapped holes. This is not very likely, since it has been established that the majority of the radiation-induced oxide-trap charge is from holes trapped at E’ centers.

The data in Fig. 1 are in accordance with the so-called hydrogen cracking models, as they assume as a first step diffusion to the Si/SiO$_2$ interface of radiolytic $^3$H$_2$ released in the gate oxide and/or adjacent structures (poly-Si gate, chemical-vapor-deposited oxide). In addition, these models have been shown to be consistent with other previously known details of the LITB as well. The crucial step in these models is the $^3$H$_2$ cracking reaction at the positive charge centers in the vicinity of the interface. However, the cracking reaction would lead to permanent neutralization of the oxide-trap charge during the LITB, i.e., phase 2 of annealing, which is in contrast to the data in Fig. 2.

It is clear that additional work is required to elucidate all the details of the LITB. It might be that an explanation should be sought in non- $P_b$ like nature of most of electrically observable interface traps. This assumption is in contrast to the vast majority of work on radiation effects and is still to be verified. Finally, within the context of the $P_b$ approach, and not necessarily in direct connection with the LITB, we would like to stress the importance of taking into account the concurrent running of interface-trap formation and passivation processes. This fact has often been neglected in analysis of the postirradiation response of MOSFETs. It depends on experimental conditions, such as gate bias and temperature, which process (formation or passivation of interface traps) will dominate; and it is the balance between formation and passivation kinetics that determines $\Delta N_{it}$ postirradiation behavior. Data in Fig. 2 reinforce this approach. Passivation of interface traps during long-term postirradiation annealing has been attributed to the reaction of slowly diffusing H$_2$O at the interface and is bias independent and enhanced by temperature, while the formation is largely enhanced by positive bias. Thus, suppression of interface-trap formation by negative bias during phase 3 of annealing leads to pre-
dominant passivation at earlier times than in the case when both processes are enabled to occur (140 °C data). On the other hand, increased temperature also leads to predominant passivation at earlier times (140 °C vs 170 °C data).