<table>
<thead>
<tr>
<th>Title</th>
<th>Low-power-consumption optical interconnect on silicon by transfer-printing for used in opto-isolators</th>
</tr>
</thead>
<tbody>
<tr>
<td>Author(s)</td>
<td>Liu, Lei; Loi, Ruggero; Roycroft, Brendan; O'Callaghan, James; Trindade, António José; Kelleher, Steven; Gocalińska, Agnieszka M.; Thomas, Kevin K.; Pelucchi, Emanuele; Bower, Christopher A.; Corbett, Brian M.</td>
</tr>
<tr>
<td>Publication date</td>
<td>2019-11-30</td>
</tr>
<tr>
<td>Type of publication</td>
<td>Article (peer-reviewed)</td>
</tr>
</tbody>
</table>
| Link to publisher's version | http://stacks.iop.org/0022-3727/52/i=6/a=064001  
http://dx.doi.org/10.1088/1361-6463/aaf064 |
| Access to the full text of the published version may require a subscription. |
| Rights | © 2018 IOP Publishing Ltd. This is an author-created, uncopyedited version of an article accepted for publication in Journal of Physics D: Applied Physics. The publisher is not responsible for any errors or omissions in this version of the manuscript or any version derived from it. The Version of Record is available online at https://doi.org/10.1088/1361-6463/aaf064 . As the Version of Record of this article has been published on a subscription basis, this Accepted Manuscript will be available for reuse under a CC BY-NC-ND 3.0 licence after a 12 month embargo period.  
https://creativecommons.org/licences/by-nc-nd/3.0 |
| Embargo information | Access to this article is restricted until 12 months after publication by request of the publisher. |
| Embargo lift date | 2019-11-30 |
| Item downloaded from | http://hdl.handle.net/10468/7218 |
Low-power-consumption optical interconnect on silicon by transfer-printing for used in opto-isolators

To cite this article before publication: Lei Liu et al 2018 J. Phys. D: Appl. Phys. in press https://doi.org/10.1088/1361-6463/aaf064

Manuscript version: Accepted Manuscript

Accepted Manuscript is “the version of the article accepted for publication including all changes made as a result of the peer review process, and which may also include the addition to the article by IOP Publishing of a header, an article ID, a cover sheet and/or an ‘Accepted Manuscript’ watermark, but excluding any other editing, typesetting or other changes made by IOP Publishing and/or its licensors”

This Accepted Manuscript is © 2018 IOP Publishing Ltd.

During the embargo period (the 12 month period from the publication of the Version of Record of this article), the Accepted Manuscript is fully protected by copyright and cannot be reused or reposted elsewhere.

As the Version of Record of this article is going to be / has been published on a subscription basis, this Accepted Manuscript is available for reuse under a CC BY-NC-ND 3.0 licence after the 12 month embargo period.

After the embargo period, everyone is permitted to use copy and redistribute this article for non-commercial purposes only, provided that they adhere to all the terms of the licence https://creativecommons.org/licences/by-nc-nd/3.0

Although reasonable endeavours have been taken to obtain all necessary permissions from third parties to include their copyrighted content within this article, their full citation and copyright line may not be present in this Accepted Manuscript version. Before using any content from this article, please refer to the Version of Record on IOPscience once published for full citation and copyright details, as permissions will likely be required. All third party content is fully copyright protected, unless specifically stated otherwise in the figure caption in the Version of Record.

View the article online for updates and enhancements.
Low-power-consumption optical interconnect on silicon by transfer-printing for used in opto-isolators

Lei Liu¹, Ruggero Loi¹, Brendan Roycroft¹, James O’Callaghan¹, Antonio Jose Trindade², Steven Kelleher², Agnieszka Gocalinska³, Kevin Thomas¹, Emanuele Pelucchi¹, Christopher A. Bower², and Brian Corbett¹

¹Tyndall National Institute, Lee Maltings, Cork, Ireland
²Celeprint Limited, Lee Maltings, Dyke Parade, Cork, Ireland

E-mail: lei.liu@tyndall.ie

Abstract

On-chip optical interconnects heterogeneously integrated on silicon wafers by transfer-print technology are presented for the first time. Thin (<5 µm), micron sized light-emitting diodes (LEDs) and photo diodes (PDs) are prefabricated and transfer-printed to silicon wafer with polymer waveguides built between them. Data transmission with total power consumption as low as 1 mW, signal to noise ratio of >250 and current transfer ratio of 0.1% in a compact volume of <0.0004 mm³ are demonstrated. Experiment shows that the polymer waveguide between the LED and PD plays a key role in enhancing the data transmission efficiency. Reciprocal performance for bidirectional transmission is also achieved. The results show the potential for cost-effective and low profile form-factor on-chip opto-isolators.

Keywords: Optical interconnects, Photonic integrated circuits, Heterogeneous integration

1. Introduction

Opto-isolators or optocouplers [1, 2] are ubiquitous optical interconnects consisting of light-emitting diodes (LEDs) and photo receivers. They are widely used for optical data transmission between two electrically isolated parts of a circuit operating at very different voltage levels. Although the traditional opto-isolators have been used for more than forty years, their application is limited (such as in printed circuit boards) because of their inefficient device assembly, complex packaging and large form factors. As a result, on-chip applications have not been possible up to now. However, there is an increasing need for signal isolation in complementary metal-oxide-semiconductor (CMOS) circuits [3].

Although on-chip opto-isolators using silicon-on-insulator CMOS technology are being proposed [4, 5], it is wise to integrate silicon with III-V for high-efficiency opto-isolators since III-V and silicon are complementary for photon generation and electronics, respectively. There have been four main methods proposed for III-V/Si integration, including III-V epitaxy on Si [6, 7], III-V flip-chip bonded onto Si [8, 9], III-V wafer or die bonded on Si [10, 11] and III-V transfer-printed on Si [12, 13]. On-chip optical links have been successfully demonstrated by the first three techniques [14-16], but each of them has its own issues, such as the mismatch of lattice constants and coefficients of thermal expansion, difficult optical alignment and inefficient material utilization. Transfer-printing can address these issues being a promising
technology for heterogeneous device integration with high scalability and high throughput process. The transfer-printing technology begins with the preparation of arrays of suspended devices supported by tethers on a donor substrate. An elastomeric stamp is used to contact these devices and pick them up quickly, and then transfer them to a receiving substrate releasing the devices slowly, according to the rate-sensitive adhesion between the stamp and the devices [17]. It is being used in advanced micro-LED displays [18], and also with components such as laser diodes (LDs) [19], photodetectors [20], photovoltaic cells [21], ring resonators [22], and single-photon sources [23]. Both GaAs-based and InP-based LEDs were integrated on silicon by transfer-printing [19, 24-26], but an on-chip optical link on silicon by transfer-printing has not been reported yet.

In this paper, we demonstrate an on-chip optical link with a simple design where micron-scale InP-based LEDs and photo diodes (PDs) are assembled onto a silicon wafer by transfer-printing and the data transmission is achieved through a spin-coated polymer waveguide butt-coupled to the printed devices. A compact volume of less than 0.4x0.2x0.005 mm$^3$, current transfer ratio (CTR) up to 0.1%, low power consumption of 1 mW, signal-to-noise ratio (SNR) of over 250 and reciprocal bidirectional transmission are achieved, as we briefly reported recently [27]. The optical coupling efficiency between the LED and PD is enhanced by 60 times using a polymer waveguide. The factors limiting the CTR including the LED in-plane output efficiency, SU-8 waveguide loss and PD responsivity are investigated. The LED in-plane output efficiencies are estimated by a simple model using on-chip LD-to-PD and LED-to-PD interconnects as references, and their low output efficiencies are demonstrated to be the main limiting factor for the CTR of our optical interconnects. Our results demonstrate that the combination of advanced assembly together with microscale high-performance light emitters and detectors will lead to cost-effective miniaturized on-chip opto-isolators.

2. Design

The optical interconnect is designed for on-chip opto-isolators, and a typical opto-isolator usually consists of a light source, an electrically isolated transmission media and a photo receiver. To meet the requirements of low power consumption and low production cost for opto-isolators, LEDs are chosen as the light sources in our design since they have no threshold current, a higher number of devices per unit area and higher production yield than the LDs. PDs are selected as the photo receivers and, in this paper, share the same epitaxial wafer with the LEDs so that the LEDs and PDs can be fabricated at the same time. Although the commercial opto-isolators just use a resin uniformly filled between the large-area LEDs and PDs for both electrical isolation and optical transmission, a waveguide is to be built in our design to enhance the optical transmission efficiency because the light absorption aperture of our on-chip PDs is considerably smaller than that of the surface-illuminated PDs in the commercial opto-isolators. Compared to dielectric (such as SiO$_2$ or SiN$_x$) waveguides, polymer waveguides have the advantages of suitable thickness, low stress and easy fabrication. We choose SU-8 2 (MicroChem) as the waveguide material which can achieve a thickness up to 5 µm and has a high dielectric strength of over 10$^6$ V/cm. This means that even a 10 µm-long SU-8 waveguide can isolate 1 kV. As a result our optical interconnects can be made very compact. Figure 1 shows a schematic arrangement of an optical interconnect arrayed on a silicon wafer.

Since the light-absorptive packaging of the commercial opto-isolators is not used in our design, the light absorption by the CMOS devices in the eventual silicon wafer should be avoided. Thus, the central photoluminescence wavelength of the III-V epitaxial wafer is designed to be around 1550 nm which avoids the light absorption by the silicon. The epitaxial structure is very similar to those of the commercial 1550 nm lasers, except that a 500 nm-thick InAlAs sacrificial layer is inserted between the substrate and the n-doped InP layer to allow the device undercut and separation in the transfer-printing process. Our previous experiments demonstrated that the InAlAs sacrificial layer could be isotropically etched with a higher selectivity to the surrounding InP when compared with an InGaAs sacrificial layer [28].

To make the structure as simple as possible, the mesa of the LEDs is designed to be square with widths of 10 µm, 20 µm and 50 µm. The sidewalls of the mesa, except for the front facet, are coated by SiO$_2$ and metal layers to reflect light towards the front facet. The SU-8 waveguides have a length of 100 µm and are 10 µm wider than the LEDs they connect with. The PDs are rectangular with a length of 100 µm and are 10 µm wider than the SU-8 waveguides they connect with.
3. Fabrication

The epitaxial wafer for the LEDs and PDs is grown by metal organic vapor phase epitaxy on an InP substrate [29, 30]. The epitaxy consists of a sacrificial layer, n-type cladding layer, active region, p-type cladding layer and contact layer. The active region includes six compressively strained AlGaInAs quantum wells and the total thickness is ~100 μm. The total epitaxial thickness is about 4 μm.

The overall process flow of the on-chip optical link is shown in Fig. 2(a). The III-V sample is firstly patterned with Ti/Au for the p-type metals on the LEDs and PDs, and then mesas are etched into the n-type lower cladding layer by inductively coupled plasma (ICP) to define the LEDs and PDs with an etch depth of ~3 μm. Then Au/Ge/Au/Ni/Au layers are deposited as the n-type contact metals on defined regions of the etched area. After metal annealing, a dielectric film of SiO$_2$ is coated on the surface and mesa sidewalls, and openings to the p-type and n-type metals are made. 400 nm-thick Ti/Au layers are patterned as the probe pads and also the T-shaped alignment marks for the transfer-printing process. LED and PD coupons are defined and isolated by ICP etching through the n-type cladding layer to the top of the sacrificial layer. Grating features are patterned in the sacrificial layer around the coupons as initial etching points for the etching of the sacrificial layer. The coupons are then patterned with a 4 μm-thick resist which acts both to anchor the devices on the InP substrate, and as tethers to support and protect the devices during the undercutting. The sacrificial layer is then fully etched in FeCl$_3$:H$_2$O (1:2). After that, the LEDs and PDs are picked up individually by an elastomer stamp and transferred-printed to a Si target wafer with automatic alignment. The Si target wafer is patterned with alignment marks and pre-coated with a 1 μm-thick polymer (Dow Chemical Intervia 8023) layer for improved adhesion of the printed devices to the wafer. The devices are printed with an alignment accuracy better than ±2 μm. The protective resist and uncovered adhesive polymer are removed with an oxygen plasma etching and the polymer under the devices is then hard-cured at 175 °C. A 2 μm-thick SiO$_2$ is deposited and patterned between the LEDs and PDs for the lower-cladding layer with a length of ~90 μm and widths of over 100 μm. 2 μm-thick SU-8 is used to define the waveguides with a length of ~100 μm on the lower-cladding layer by lithography and cured at 150 °C, as shown in the inset of Fig. 2(b). The waveguide sidewalls are relatively rough because of the imperfect fabrication of the SU-8 waveguide. Finally, a SiO$_2$ encapsulation is deposited and patterned on the SU-8 waveguides as an upper-cladding layer. The final optical interconnects are displayed in Fig. 2(b).
4. Results and discussion

The measured PD current indicates the response of the optical interconnect. The CTR is a special specification for the opto-isolators, which is the ratio of the PD current divided by the LED current. CTR as an index for system efficiency eliminates the voltage factor affected by the probe resistance, metal-semiconductor contact resistance and other resistances associated with different metal contact sizes. Figure 3 shows the unbiased PD current, LED power consumption and CTR as a function of the LED current for the optical interconnects with 10 μm-wide, 20 μm-wide and 50 μm-wide LEDs. It is seen that the responses of the 10 μm-wide and 20 μm-wide LEDs become quickly saturated with the increasing LED current while that of the 50 μm-wide LED keeps its response efficiency up to a high LED current of 5 mA. This is because the higher current densities for the 10 μm-wide and 20 μm-wide LEDs result in non-radiative Auger recombination that reduces the photon generation efficiencies. Since our PD response currents are in the range from 0.5 μA to 20 μA, the power consumption of the PDs can be ignored, and the power consumption of the interconnects approximates that of the LEDs inside. At a same injection current, the power consumption of the LEDs (and therefore also the interconnect) decreases with the increased LED size since the LED voltage reduces as the metal contact area becomes larger. The power consumption of our interconnect with a 50 μm-wide LED and a PD response current of 0.85 μA is less than 1 mW. As the LED current increases, the CTR of the interconnects initially increases before decreasing at the saturation current densities of the LEDs (~580 A/cm² for the 10 μm-wide LED). The peak CTR of the interconnect increases and shifts to higher currents as the LED width increases, and reaches 0.09% for the interconnect with the 50 μm-wide LED. Since the CTR value is current-dependent, it is better that the optical interconnects operate at an LED current range where the CTR is maximized and the IPD-ILED curve is linear. From Fig. 3, this range (termed “linear operation range” here) of the interconnect becomes wider as the LED size increases. Figure 4(a) and (b) shows the effects of the reverse PD voltage on the PD response current and the dark current, respectively. Reverse voltage from -1 V to -4 V on the PD results in very little improvement in the response, increasing the peak CTR from 0.09% to 1.1%, indicating that nearly all photogenerated carriers are being extracted at zero bias. The dark currents of the PDs are less than 0.1 nA under zero PD bias and increase to only 2 nA even

Fig. 3. PD response (black lines), LED power consumption (red lines) and CTR (blue lines) for the interconnects with 10 μm-wide (solid lines with symbols), 20 μm-wide (dash lines) and 50 μm-wide (solid lines without symbols) LEDs.

Fig. 4. (a) PD current and CTRs of the optical interconnect with a 50 μm-wide LED for reverse PD voltages. (b) Voltage-current characteristics for the PDs with different widths.
with a voltage of -7 V. Considering that the PD response current is >0.5 μA when the LED current exceeds 1 mA, the SNR of our interconnects is greater than 250.

Optical waveguides play a crucial role for high-efficiency light transmission [31, 32]. The guiding effect of our SU-8 waveguides is demonstrated by comparing the results with and without the SU-8 waveguides, as depicted in Fig. 5. Interconnects with 20 μm-wide and 50 μm-wide LEDs are tested before and after the SU-8 waveguides are fabricated. The responses increase by about 60 times after the SU-8 waveguides are present, indicating that >98% of light collected by the PDs is guided within the waveguides rather than undesirably coupled through the silicon substrate.

The loss coefficient of the 30 μm-wide SU-8 waveguide is also studied by comparing three optical interconnects with the 20 μm-wide LEDs and 40 μm-wide PDs but different SU-8 waveguide lengths of 100 μm, 200 μm and 300 μm. Firstly the relationship curves between the CTR and LED current for the three optical interconnects are depicted in Fig. 6(a) and their peak CTRs with the LED current is >1 mA, the SNR of our interconnects is greater than 250.

The loss coefficient of the 30 μm-wide SU-8 waveguide is also studied by comparing three optical interconnects with the 20 μm-wide LEDs and 40 μm-wide PDs but different SU-8 waveguide lengths of 100 μm, 200 μm and 300 μm. Firstly the relationship curves between the CTR and LED current for the three optical interconnects are depicted in Fig. 6(a) and their peak CTRs with the LED current exceeds 1.2 mA are tested before and after the SU-8 waveguide length can be described as follows:

\[ \text{CTR}_l = CTR_0 e^{-\alpha L} \]

where \( \alpha \), \( L \), \( CTR_0 \) and \( CTR_l \) are the waveguide loss coefficient, SU-8 waveguide length, constant representing the peak CTR with “zero” waveguide length, and peak CTR with waveguide length of \( L \), respectively. A linear fit between \( \ln(CTR_l) \) and \( L \) is plotted in Fig. 6(b), and the estimated \( \alpha \) and \( CTR_0 \) are 203 dB/cm and 0.126%, respectively. This indicates that the losses including electronic-to-optic conversion loss, butt-coupling loss and optic-to-electronic conversion loss are larger than 99%. Although the calculated SU-8 waveguide loss
Fig. 8. Output power-current (L-I) curve (black line with symbols) of the etched-facet LD measured off-chip, PD current versus LD current (I_{PD}-I_{LD}) data (red symbols) and its fitting (red line) of the on-chip LD-to-PD interconnect, and calculated “responsivity” (blue symbols) of the PD as a function of LD current.

For edge-emitting LEDs, it is difficult to precisely measure the in-plane emission power since it is hard to fully collect the light from all emission angles. In order to analyse the output power of our micron sized LEDs, an experiment based on the on-chip coupling between an etched-facet LD and PD is designed to estimate the PD “responsivity”: LDs with 10 μm ridge width and 500 μm cavity length along with adjacent PDs with 20 μm ridge width and 400 μm length are fabricated as shown in Fig. 7(a). The sidewalls of the LD ridges have a same etch depth as the facets and are covered with the passivation and metals. The LDs and PDs share the same epitaxy wafer and process flow as our LEDs and PDs, and their interconnect performance is tested on chip. Since the laser light has smaller emission angles and the gap between the LD output facet and PD input facet is as low as 1 μm, the output light from the LD facet, apart from that reflected by the PD facet, is assumed to be totally collected by the PD. The output power of the LD is measured by scribing the sample in front of the etched facet of a ridge LD and collecting the output power from that facet using a commercial photodetector (Newport 883-SL). Figure 8 shows the L-I curve of the ridge LD, I_{PD}-I_{LD} response of the LD-to-PD interconnect and the “responsivity” of the PD. The L-I curve is measured from the etched-facet LD scribed from the sample while the I_{PD}-I_{LD} response is measured from the on-chip LD-to-PD interconnect. The threshold current (35 mA) calculated from the I_{PD}-I_{LD} curve of the interconnect is very similar to that (36 mA) from the L-I curve of the off-chip LD, which means the reflected light by the PD facet has a very little effect on the LD performance. The “responsivity” of the PD is calculated by dividing the I_{PD}-I_{LD} curve by the L-I curve. The resulting value for “responsivity” is 0.54 A/W with small fluctuation of ±3% for the LD current range from 50 mA to 80 mA. We should note that this value ignores the optical loss from the PD facet reflection, and thus the actual PD responsivity is underestimated. Groups of on-chip LED-to-PD interconnects are also fabricated as shown in Fig. 7(b). 10 μm-wide LEDs are coupled to 20 μm-wide PDs and 50 μm-wide LEDs are coupled to 60 μm-wide PDs. Various airgaps from 1 μm to 6 μm exist between the LED output facets and PD input facets to deduce the peak CTR of the LED-to-PD interconnect with “zero” facet gap. Figure 9 shows the exponentially fitted peak CTR versus facet gap curves of the LED-to-PD interconnects. The deduced peak CTR for 10 μm-wide LEDs coupled to 20 μm-wide PDs with “zero” facet gap is 0.104%, and is 0.155% for 50 μm-wide LEDs coupled to 60 μm-wide PDs with “zero” facet gap. Also from Fig. 6(b) the peak CTR for 20 μm-wide LEDs coupled to 40 μm-wide PDs with “zero” facet gap (CTR0) is 0.126%. If we assume that, except for the light reflected by the PD facets, all the output light from an LED can be coupled to a PD with “zero” facet
Fig. 10. Response comparison between interconnects with LEDs with and without metal-coated sidewalls when the SU-8 waveguides are present (a) and absent (b). The inset in (a) shows the microscopic map of the LED mesa with only a small sidewall area coated with metal.

Fig. 11. (a) LED response and CTR as a function of PD current for reverse-direction interconnect. (b) Comparison of J-I response curves between the forward-direction and reverse-direction transmission.

gap, the slope efficiencies of the L-I curves of the LEDs can be calculated by dividing their peak CTR by the calculated PD "responsivity". Thus the L-I slope efficiencies of 10 μm-wide, 20 μm-wide and 50 μm-wide LEDs are calculated to be 1.93 mW/A, 2.33 mW/A, and 2.87 mW/A, respectively. And the output power of 10 μm-wide, 20 μm-wide and 50 μm-wide LEDs at 250 A/cm² current density (less than the saturation current density of the LED) are calculated to be about 0.49 μW (ILED=0.25 mA), 2.33 μW (ILED=1 mA), and 17.9 μW (ILED=6.25 mA), respectively. It should be noticed that in this model for the estimation of LED output efficiency and power, some factors are not considered such as the variation of light absorption coefficient of the PDs for different input light wavelengths. Further calibration should be used for more accurate results.

The role of the sidewall metal on the LED mesa is studied by comparing the interconnect performance with different sidewall coating designs. In addition to the LEDs discussed above with three sidewalls coated with Ti/Au metal, a 50 μm-wide LED with only 6.5% of the area of three sidewalls coated with metal (simply termed as "LED without sidewall metal") for the electrical connection to metal pads is also fabricated as shown in the inset of Fig. 10(a), and it is connected with a 60 μm-wide SU-8 waveguide and 70 μm-wide PD for a referential optical link. From the performance comparison shown in Fig. 10(a), the metal on the LED mesa sidewalls have little effect on the IPD-ILED response curve of the optical interconnect. To remove the effect of the height non-uniformity of different SU-8 waveguides, we also compare the results when the SU-8 waveguides are absent, which is shown in Fig. 10(b). Although the response currents are reduced by two orders of magnitude compared with Fig. 10(a), the LEDs with sidewall metal do not show any increase of response current over that without sidewall metal, which definitely indicates that reflecting the light from the other sidewalls does not enhance the light output from the front facet. This can be explained as that the in-plane LED light reflection from the flat interfaces of III-V/SiO₂/air is already as high as that from the interfaces of III-V/SiO₂/metal, and the light absorption by the sidewall metal is nearly as much as the light output from the flat interfaces. Therefore, the in-plane light reflection by the front...
facet of our LEDs should be reduced to enhance the light output, so as to increase the CTR of our optical interconnects. Because of the broadband light emission of the LEDs, it is challenging to achieve an adequate anti-reflective film coating. Alternatively, specific facet designs (such as jagged or convex facets) could be employed to increase the LED output, which has already been demonstrated in our preliminary experiments.

The commercial opto-isolators using GaAs LEDs and Si-based PDs or phototransistors are uni-directional since the photo receivers cannot emit light. It is thus very useful to develop a bidirectional opto-isolator because it can replace two uni-directional opto-isolators symmetrically placed between two electrically isolated circuits for bidirectional data communication. Since our LEDs and PDs are based on the same epitaxy, it is feasible to achieve on-chip bidirectional opto-isolators with our design. Reverse-direction transmission of our optical interconnect is demonstrated with the 70 μm-wide PD acting as a light source and the 50 μm-wide LED acting as a detector, as revealed in Fig. 11(a). Compared with the forward-direction transmission results in Fig. 4(a), the reverse-direction one shows a wider linear operation range because the light source in the reverse-direction transmission has a larger current injection area than that in forward-direction one. The peak CTRs in the reverse-direction transmission are lower than those in the forward-direction one. This is partly because, in the reverse-direction transmission, the waveguide width (60 μm) is smaller than that (70 μm) of the light source and larger than that (50 μm) of the receiver, reducing the coupling efficiencies. Also, the small length of the receiver in the reverse-direction transmission reduces its responsibility, which can also be seen by the more obvious effect of the reverse bias on the CTR in Fig. 11(a) compared to that in Fig. 4(a). If we transform the I-I response curve to current density versus current (J-I) response curve, both the forward-direction and reverse-direction transmission show very similar response curves, as shown in Fig. 11(b). Therefore, reciprocal I-I transmission is demonstrated in our optical interconnect, which is beneficial for the realization of bidirectional opto-isolators.

5. Conclusions

In conclusion, we have presented compact, low profile optical interconnects of micron-sized LEDs coupled to micron-sized PDs on silicon, realized for the first time using transfer-printing. Data transmission is demonstrated with very low power consumption and good SNR. The low LED output efficiencies are demonstrated to be the main limiting factor for the CTR or efficiency of our optical interconnects. The effects of the reverse PD bias, SU-8 waveguide and LED sidewall metal on the interconnect performance are studied. The interconnect loss can be reduced by improving the waveguide sidewall flatness and limiting the LED emission directions.

The front facet design of the LEDs should be engineered to reduce the facet reflection so as to enhance the extracted power from the LEDs. The form factor of our optical interconnect can be further reduced by removing the probe pads from the printed devices and the devices would be electrically connected with the drive circuits on the silicon substrate, and the number of devices (LEDs and PDs) from a III-V wafer can also increase significantly. Furthermore, it is practical to make stand-alone micro-packaged optical links that can be integrated onto CMOS circuits with no additional lithography or metallization processes [34]. The advantages of the efficient light coupling, bidirectional optical interconnect, small form factor and easy heterogeneous integration of our interconnect over traditional free-space edge-coupled LED-to-PD interconnect make it very suitable for applications like on-chip opto-isolators. Our approach is very powerful for realizing different circuits on silicon or other platforms by heterogeneous integration. For example, it is applicable to realize high bandwidth on-chip optical links based on transfer-printed LEDs butt-coupled to waveguides and PDs.

Acknowledgements

This work is supported by Science Foundation of Ireland through the Irish Photonics Integration Centre Award 12/RC/2276.

References
