

Title	PwrSoC (integration of micro-magnetic inductors/transformers with active semiconductors) for more than Moore technologies
Authors	Ó Mathúna, S. Cian;Wang, Ningning;Kulkarni, Santosh;Roy, Saibal
Publication date	2013-07
Original Citation	Ó Mathuna, C., Wang, N., Kulkarni, S. and Roy, S. (2013) 'PwrSoC (integration of micro-magnetic inductors/transformers with active semiconductors) for more than Moore technologies', European Physical Journal - Applied Physics, 63(1), 14408 (6pp). doi:10.1051/epjap/2013120484
Type of publication	Article (peer-reviewed)
Link to publisher's version	10.1051/epjap/2013120484
Rights	© 2013, EDP Sciences. Reproduced with permission from European Physical Journal - Applied Physics.
Download date	2025-04-05 15:15:34
Item downloaded from	https://hdl.handle.net/10468/4865

PwrSoC (integration of micro-magnetic inductors/transformers with active semiconductors) for more than Moore technologies[★]

Cian Ó Mathuna^a, Ningning Wang, Santosh Kulkarni, and Saibal Roy

Microsystems Center, Tyndall National Institute, University College Cork, Dyke Parade, Cork, Ireland

Received: 22 October 2012 / Accepted: 9 April 2013
Published online: 5 July 2013 – © EDP Sciences 2013

Abstract. This paper introduces the concept of power supply on chip (PwrSoC) which will enable the development of next-generation, functionally integrated, power management platforms with applications in dc-dc conversion, gate drives, isolated power transmission and ultimately, high granularity, on-chip, power management for mixed-signal, SOC chips. PwrSoC will integrate power passives with the power management IC, in a 3D stacked or monolithic form factor, thereby delivering the performance of a high-efficiency dc-dc converter within the footprint of a low-efficiency linear regulator. A central element of the PwrSoC concept is the fabrication of power micro-magnetics on silicon to deliver micro-inductors and micro-transformers. The paper details the magnetics on silicon process which combines thin film magnetic core technology with electroplated copper conductors. Measured data for micro-inductors show inductance operation up to 20 MHz, footprints down to 0.5 mm², efficiencies up to 93% and dc current carrying capability up to 600 mA. Measurements on micro-transformers show voltage gain of approximately – 1 dB at between 10 MHz and 30 MHz.

1 Introduction

The ongoing drive toward miniaturization of electronic products, with ever-increasing functionality and performance, from portable electronics to high-end computing, is placing significant challenges on switched-mode, power management platforms to deliver high-efficiency power at an increasing level of miniaturization and granularity. Semiconductor and microelectronics technologies have delivered significant progress through the functional integration of power switches with drivers and control electronics and through advanced system-in-package and chip scale packaging platforms. Currently, a major roadblock to further miniaturization and integration is the use of conventional, discrete magnetic and capacitor components for energy storage, filtering and isolation [1].

As a result, there is currently a very strong push in the power electronics industry to provide power supply in package (PwrSiP) platforms which address some of the above issues, with many companies having commercial offerings, mainly in the 1–5 watt dc-dc space, in the schematic form shown in Figure 1. The “holy grail” is the development of power supply on chip (PwrSoC) platform

technology which functionally integrates the passives with the power management IC. Figure 2 presents a conceptual roadmap for the evolution to PwrSoC.

For a typical dc-dc buck converter, the required values of inductance and capacitance are inversely proportional to the operating frequency. Increasing the switching frequency of converters into the 10–100 MHz range offers the potential for the reduction of passive component values to the point where, with the right technology, their size becomes compatible with 3D stacking or monolithic integration with the power management IC without increasing the overall footprint significantly beyond that of the power management IC. PwrSiP offers a short- to medium-term solution with the discrete passives and the active die packaged side by side on a single substrate or lead frame. Typical examples of PwrSiP products are from Enpirion, Texas Instruments, Micrel, etc. [2, 4, 5]. PwrSoC traditionally would use low-profile integrated inductor on silicon with active die either monolithically built or 3-D stacked in a single chip scale package. The profile of the discrete chip inductor could still be a disadvantage for a PwrSiP solution. In contrast, the micro-inductor on silicon technology offers advantages of lower inductor profile and also a stacked or monolithic PwrSoC solution with minimum overall footprint.

As well as the above benefits of enhancing efficiency and reducing parasitic noise, the PwrSoC concept also offers the opportunity to enable semiconductor companies

[★] Contribution to the Topical Issue “International Semiconductor Conference Dresden-Grenoble – ISCDG 2012”, Edited by Gérard Ghibaudo, Francis Balestra and Simon Deleonibus.

^a e-mail: cian.omathuna@tyndall.ie




Fig. 1. Typical dc-dc switched mode power supply (buck converter).




Fig. 2. Roadmap for evolution of power supply on chip technology.

to take full ownership of the power passives, thereby eliminating issues with external source of high-quality, low-cost bills of materials.

This paper presents an overview of work done by the authors, over the last 10 years, on the development of micro-magnetic power inductors and transformers on silicon to deliver the PwrSoC concept. This work is also complemented by ongoing work by a number of companies and institutes in the development of high density, trench capacitors on silicon.

2 Roadmap for dc-dc Power Converters

Increasingly, many companies, including Enpirion [2], Fuji [3], Micrel [4], National Semiconductor [5] and TI [6], have reported products using a PwrSiP platform, either with one or more passives integrated into the same package as the power management IC, in either a planar or stacked form-factor. In all the above cases, companies have developed products with enhanced integration using creative engineering solutions to deliver on the requirements of reduced footprint and reduced component count while maintaining overall height profile in the range of 1 mm.

In an attempt to understand the trends in this rapidly evolving area, this paper presents an overview of the progress of the performance of the typical dc-dc converter platforms outlined above. The accompanying figures provide plots of data for a range of dc-dc converter platforms ranging from commercial power modules [7–14] and PwrSiP products [2–6] to PwrSiP and PwrSoC research demonstrators which have been reported in the recent literature [15–31].

Figure 3 compares the power densities of the different power converters including power modules, power supply




Fig. 3. Comparison of power densities of different power converters.

in package (PwrSiP) and power supply on chip (PwrSoC). The figure confirms that PwrSiP products have a higher power density than conventional power modules. This is mainly due to the higher operating frequency of PwrSiP products which allows the use of smaller value inductors, hence smaller size and lower profile. The PwrSoC converters reported in [20, 21] show relatively lower power densities compared to the commercial PwrSiP products in the same range of operating frequency. This is mainly due to the fact that the commercial products use commercial ferrite chip inductors with significantly thicker magnetic material. However, as switching frequency increases, e.g., above 50 MHz, the required inductance becomes significantly less; the research demonstrators start to show comparable power density to commercial PwrSiP platforms. To date, all the inductors applied in these research demonstrators operating, at a frequency above 50 MHz, are air-core inductors, either discrete chip air-core inductors in [16, 18] or on-chip, integrated, air-core inductors in [17, 22, 23, 25, 26, 29–31]. In [22, 23, 25, 26, 29–31], an extra step was taken by integrating the capacitor on the same silicon as the on-chip, air-core inductor.

To complete the competitive landscape, commercial linear regulators and silicon-integrated, switched-capacitor research demonstrators of dc-dc converters have been added to Figure 4. Linear regulators are widely used as power converters due to their simplicity, low noise, good regulation and low cost [32–36]. Switched capacitor, dc-dc converters have been gaining considerable interest in recent years due to their higher efficiency compared to linear regulators but also because they don't need an output inductor, and therefore lend themselves to full integration on silicon using conventional technology, presenting a very attractive solution for PwrSoC [37–49].

As expected, Figure 4 shows that the efficiency of switched mode dc-dc products is significantly higher than those of linear regulator products and switched capacitor (SC) converters. The switched-capacitor regulators can give moderate efficiency of between 60% and 80% with high integration level, however, it has been reported that the solution still requires large silicon area even for 100 mA (i.e., 1 mm²) [18]. So far, the demonstrated




Fig. 4. Converter efficiency of POL products using commercial, packaged, on-chip inductors and switched capacitors.

current handling for SC is about 0.7 A/mm^2 [41]. Although, currently, there are no commercial SMPS products operating beyond 10 MHz, the research demonstrators have shown promising performance at very high operating frequencies, at 100 MHz or even higher. Converter efficiencies of up to 87% have been reported at operating frequencies between 100 and 233 MHz [16, 18, 22] using advanced CMOS processing technology. However, achieving a higher efficiency, similar to that of the majority of commercial products, operating at multi-MHz range (i.e., $>93\%$), still remains a significant challenge.

PwrSoC is currently in research phase and is yet to demonstrate the efficiency and footprint targets required for commercial success. To realize the PwrSoC vision, the key challenges to be addressed are increased converter operating frequency, miniaturization and system integration of passive components, while maintaining efficiency. In the next section, we present the development of integrated

magnetics technology at Tyndall National Institute for realizing an efficient PwrSoC solution.

3 Magnetics on silicon technology

The magnetics on silicon technology is based on a combination of electroplated, thin film, magnetic materials (NiFe permalloy core), used extensively in the magnetic disk head industry, with wafer-level, back-end-of-line (BEOL), electroplated copper conductors (windings) from the power semiconductor industry. Figures 5 and 6 show plan views and cross-sections of typical micro-inductor and micro-transformer devices based on a single-layer metal (SLM) and double-layer metal (DLM) process [50, 51]. Figure 7 shows the process flows for both the SLM and DLM devices.

4 Device performance

Figures 8 and 9 present key performance data measured for micro-inductors [52, 53]. Figure 8 shows that, using a NiFe core material, the micro-inductors operate at frequencies beyond 20 MHz. Figure 9 shows that the micro-inductors operate with a dc bias, with devices with a 2.5 mm^2 footprint supporting up to 600 mA. Figure 9 also shows a comparison of a micro-inductor with a commercial chip inductor operating in an 8 MHz dc-dc converter circuit. In this plot, the efficiency of the micro-inductor, which has been extracted from the overall efficiency of the converter, is shown to be only 4–6% lower than that for the commercial ceramic chip inductor [54]. The reduced efficiency can be accounted for in the resistance of the plated copper windings and the eddy current losses in the magnetic core due to its very low resistivity when compared with ferrite materials.




Fig. 5. Plan view and cross-section of single-layer metal (SLM) micro-magnetic process – overall device footprint $3 \times 2 \text{ mm}$.




Fig. 6. Plan view and cross-section of double-layer metal (DLM) micro-magnetic process – overall device footprint – $3 \times 2 \text{ mm}$.




Fig. 7. Fabrication process flow for SLM and DLM micro-inductors.




Fig. 8. Micro-inductors – measured inductance versus frequency.

Figures 10–12 plot measured and modeled data for SLM and DLM micro-transformers [55]. A plot of the measured open circuit inductance, L_{oc} , and open circuit resistance, R_{oc} , for both SLM and DLM micro-transformers is shown in Figure 10. The L_{oc} values are approximately 85 nH and 210 nH at 20 MHz, for SLM and DLM, respectively. For both cases, the inductance holds up to at

least 20 MHz with less than 15% drop of inductance, although inductance drop is larger than expected. The DC resistance was tested using Kelvin 4-probe method. The measured primary and secondary DC resistances for SLM device are both 0.367Ω . Similarly, the primary and secondary DC resistances for DLM device are 1.096Ω and 0.962Ω , respectively. The measured resistances match well with the design values.

The measured voltage gain of the devices under a 50Ω resistive load condition is plotted in Figure 11. Both the SLM and DLM micro-transformers exhibit the highest reported voltage gain for micro-transformers of approximately -1 dB at between 10 MHz and 30 MHz. The low voltage gain at low frequencies is due to the low magnetizing inductance. The voltage gain starts to fall off at high frequencies because the eddy current loss increases significantly. Based on validated model data, Figure 12 compares the efficiencies of different SLM and DLM micro-transformer designs with various footprint areas. DLM devices achieve higher efficiencies than SLM devices for the same footprint with DLM devices estimated for achieving efficiencies greater than 70% for a footprint of 2 mm^2 .




Fig. 9. Micro-inductors – measured inductance versus bias current and extracted inductor efficiency for 8 MHz buck converter circuit. Comparison with commercial wire-wound chip inductor.




Fig. 10. Measured open circuit inductance and resistance.




Fig. 11. Micro-transformer – measured voltage gain for SLM and DLM structures.

5 Applications

There are a very broad range of applications which can be targeted with technology. These include:

- Micro-inductors in non-isolated dc-dc converters and in gate drives. This also includes multiconverter power management ICs (PMICs) as are used extensively in




Fig. 12. Modeled efficiency of transformers using single and double layers of Cu windings.

smart phones, but currently relying on many discrete passives. The technology also presents an opportunity to develop a high-efficiency dc-dc converter with the footprint of low-efficiency, linear regulators.

- Micro-transformers for use in isolated converters and in isolated gate drives. This would also include instrumentation applications requiring energy transfer across an isolation barrier, currently being served by low-efficiency, integrated air-core micro-transformers [56].
- As the technology is suited to operating above 20 MHz, it may be particularly suited to operating with GaN semiconductors.
- In the case of complex SoC platforms, such as embedded microcontrollers and multicore processors, magnetics on silicon can facilitate the delivery of high granularity power management embedded on the SOC platform [27].

6 Conclusions

The paper has described a microsystems technology which combines the electroplating of thin film magnetic cores with electroplated copper conductors to fabricate micro-magnetic power inductors and transformers on silicon.

This technology platform will enable the development of next generation, functionally integrated, power management platforms with applications in dc-dc conversion, gate drives, isolated power transmission and ultimately, high granularity, on-chip, power management for mixed-signal SOC chips. While miniaturization is a key driver, other important benefits of the technology include:

- Increased efficiency and reduced noise due to mini-mization/elimination of interconnect parasitics.
- Reduce EMI issues due to short current loops, and system co-design optimization.
- Reduced cost through reduced BOM, PCB area and application assembly costs.

This work has been supported with funding from Enterprise Ireland and Ireland's EU Structural Funds Programme 2007–2013 which is co-funded by the Irish Government and the European Union. The support of colleagues in the Central Fabrication Facility, The Plating Laboratory and the Packaging Laboratory is gratefully acknowledged.

References

1. *1st and 2nd International Workshop on Power Supply on Chip, Cork, Ireland, 2008, 2010*, www.powersoc.org
2. Enpirion product, EN5322Q
3. Fuji Electric product, FB6831J
4. Micrel product, MIC3385
5. National Semiconductor product, LM3218
6. TI product, TPS82671
7. Vishay product, FX5545G108
8. Bel Power product, SRAH-12Fxx0
9. Delta Electronics product, IPM04S0A0S10FA
10. Linear Tech product, LTM4608
11. Murata product, MPD6S022S
12. Intersil product, ISL8201M
13. ROHM product, BP5275
14. Lineage Power product, PicoTLYnx
15. F. Sato et al., *IEEE Trans. Magn.* **40**, 2029 (2004)
16. P. Hazucha et al., *IEEE J. Solid-State Circuits*, **40**, 838 (2005)
17. G. Villar, E. Alarcón, Monolithic integration of a 3-level DCM-operated low-floating-capacitor buck converter for dc-dc step-down conversion in standard CMOS, *Power Electronics Specialists Conference, 2008, PESC 2008*, pp. 4229–4235
18. G. Schrom et al., A 100 MHz eight-phase buck converter delivering 12 A in 25 mm² using air-core inductors, in *Applied Power Electronics Conference, APEC, Anaheim, CA, USA, 2007*, pp. 727–730
19. Z. Hayashi et al., *IEEE Trans. Magn.* **39**, 3068 (2003)
20. K.H. Kim et al., *IEEE Trans. Magn.* **38**, 3162 (2002)
21. M. Mino, K. Tsukamoto, K. Yanagisawa, A. Tago, T. Yachi, A compact buckconverter using a thin-film inductor, in *Proc. IEEE Applied Power Electronics Conf. Expo. (APEC)*, vol. 1 (San Jose, CA, USA, 1996), pp. 422–426
22. H.J. Bergveld et al., A 65-nm-CMOS 100-MHz 87%-efficient dc-dc down converter based on dual-die system-in-package integration, *Energy Conversion Congress and Exposition, ECCE, San Jose, CA, USA, 2009*, pp. 3698–3705
23. K. Onizuka et al., Stacked-chip implementation of on-chip buck converter for power-aware Distributed Power supply systems, in *Proc. Asian Solid-State Circuit Conference, Hangzhou, China, 2006*, pp. 127–130
24. N. Wang et al., Integrated magnetics on silicon for power supply in package (PSiP) and power supply on chip (PwrSoC), in *Electronic System-Integration Technology Conference (ESTC), Berlin, 2010*, pp. 1–6
25. J. Wibben, R. Harjani, *IEEE J. Solid-State Circuits* **43**, 844 (2008)
26. M. Wens, M.S.J. Steyaert, *IEEE Trans. Power Electron.* **26**, 326 (2011)
27. J.T. DiBene et al., A 400 amp fully integrated silicon voltage regulator with in-die magnetically coupled embedded inductors, in *APEC, Special Presentation, 2010*
28. H. Nakazawa et al., *IEEE Trans. Magn.* **36**, 3518 (2000)
29. M. Alimadadi, S. Sheikhaei, G. Lemieux, S. Mirabbasi, W.G. Dunford, P.R. Palmer, *IEEE Trans. Power Electron.* **42**, 1475 (2009)
30. J. Ni, Z. Hong, B. Liu, Improved on-chip components for integrated dc-dc converters in 0.13 μ m CMOS, in *Proc. 35th Eur. Solid-State Circuits Conf., Athens, Greece, 2009*, pp. 448–451
31. S. Musunuri, P.L. Chapman, Design of low power monolithic DC-DC buck converter with integrated inductor, in *Proc. IEEE 36th Power Electron. Spec. Conf., Recife, Portugal, 2005*, pp. 1773–1779
32. Linear Technology product, LT1581, LT1580, LT1585A, LTC3026, LTC3025
33. IRF product, OM7580SM
34. STM products, LD1580xx, LD29300xx18.LD39080xx18, KF15B
35. National Semiconductor products, LMS1585A, LP3893, LP3882. LP38691-ADJ
36. TI products, TPS73525DRVR
37. J.F. Dickson, *IEEE J. Solid-State Circuits* **SC-11**, 374 (1976)
38. V. Ng, M. Seeman, S. Sanders, Minimum PCB footprint point of load dc-dc converter realized with switched capacitor architecture, in *Proceedings of IEEE Energy Conversion Congress and Exposition (ECCE), San Jose, CA, USA, 2009*
39. T. van Breussegeem, M. Steyaert, A 82% efficiency 0.5% ripple 16-phase fully integrated capacitive voltage doubler, in *Symp. VLSI Circuits Dig., Kyoto, Japan, 2009*, pp. 198–199
40. D. Maksimovic, S. Dhar, Switched capacitor DC-DC converters for low-power on-chip applications, *Power Electronics Specialist Conference, PESC 99, IEEE 30th Annual, Charleston, SC, USA, 1999*, pp. 54–59
41. H. Meyvaert, T. Breussegeem, M. Steyaert, A 1.65 W fully Integrated 90 nm bulk CMOS Intrinsic charge recycling capacitive dc-dc converter: Design & techniques for high power density, in *Proceedings of IEEE Energy Conversion Congress and Exposition, Atlanta, GA, USA, 2011*
42. H. Le, M. Seeman, S. Sanders, Vishvesh Sathe, S. Naffziger, E. Alon, in *Proceedings of IEEE International Solid State Circuits Conference ISSCC, San Francisco, CA, USA, 2010*, pp. 210–211

43. J.-Y. Lee et al., IEEE J. Solid-State Circuits **41**, 425 (2006)
44. J. Richard, Y. Savari, High voltage charge pump using standard CMOS technology, in *The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, NEWCAS, Montreal, Canada, 2004*, pp. 317–320
45. R. Pelliconi, D. Iezzi, A. Baroni, M. Pasotti, P. Rolandi, IEEE J. Solid-State Circuits **38**, 1068 (2003)
46. L. Mensi, L. Colalongo, A. Richelli, Z. Kovas-Vajna, A new integrated charge pump architecture using dynamic biasing of pass transistors, in *Proceedings of ESSCIRC, Grenoble, France, 2005*, pp. 85–88
47. Y. Ramadass, A. Fayed, B. Harun, A. Chandrakasan, A 0.16 mm² completely On-chip switched capacitor dc-dc converter using digital capacitance modulation for LDO replacement in 45 nm CMOS, in *Proceedings of IEEE International Solid State Circuit Conference, San Francisco, CA, USA, 2010*, pp. 208–210
48. L. Su, D. Ma, A.P. Brokaw, A monolithic step-down SC power converter with frequency programmable sub-threshold z-domain DPWM control for ultra low power microsystems, in *Proceedings of ESSCIRC, Edinburgh, UK, 2008*, pp. 58–61
49. G. Patounakis, Y. Li, K. Shepard, IEEE J. Solid State Circuits **39**, 443 (2004)
50. N. Wang, T. O'Donnell, S. Roy, M. Brunet, P. McCloskey, S.C. O'Mathuna, J. Magn. Magn. Mater. **290–291**, 1347 (2005)
51. N. Wang, T. O'Donnell, S. Roy, S. Kulkarni, P. McCloskey, C. O'Mathuna, IEEE Trans. Magn. **43**, 2719 (2007)
52. R. Meere, N. Wang, T. O'Donnell, S. Roy, C. O'Mathuna, IEEE Trans. Magn. **47**, 4429 (2011)
53. R. Meere, T. O'Donnell, H.J. Bergveld, N. Wang, N. Achotte, F. Rhen, C. O'Mathuna, IEEE Trans. Power Electron. **24**, 2212 (2009)
54. N. Wang, T. O'Donnell, R. Meere, F. Rhen, S. Roy, C. O'Mathuna, IEEE Trans. Magn. **44**, 4096 (2008)
55. N. Wang, S. Kulkarni, B. Jamieson, J. Rohan, D. Casey, S. Roy, C. O'Mathuna, High efficiency Si integrated micro-transformers using stacked copper windings for power conversion applications, in *2012 IEEE Applied Power Electronics Conference (APEC), Orlando, FL, 2012*
56. Online, http://www.analog.com/Analog_Root/static/pdf/isolators/techDocs/isoPower.pdf, Analog Device