

Title	Overview of advanced optical interconnect technologies, processes, and equipment in co-packaged optics
Authors	Hall, Matthew L.;Kumar, Das;He, Xiuyun;Shortiss, Kevin;Butler, Sharon;Gradkowski, Kamil;Morrissey, Padraic E.;O'Brien, Peter
Publication date	2025-12-30
Original Citation	Hall, M L, Kumar, D, He, X, Shortiss, K, Butler, S, Gradkowski, K, Morrissey, P E & O'Brien, P 2025, 'Overview of advanced optical interconnect technologies, processes, and equipment in co-packaged optics', Paper presented at 2025 British and Irish Conference on Optics and Photonics, BICOP 2025, London, United Kingdom, 15/12/25 - 18/12/25 pp. 1-2. https://doi.org/10.1364/BICOP.2025.Tu1A.4
Type of publication	Conference item
Link to publisher's version	https://www.scopus.com/pages/publications/105036951066 - 10.1364/BICOP.2025.Tu1A.4
Rights	© 2025 The Author(s).
Download date	2026-10-20 15:54:50
Item downloaded from	https://hdl.handle.net/10468/18747

Overview of advanced optical interconnect technologies, processes, and equipment in co-packaged optics

Matthew L Hall,* Das Kumar, Xiuyun He, Kevin Shortiss, Sharon Butler, Kamil Gradkowski, Padraic E Morrissey, and Peter O'Brien

Photonics Packaging Group, Tyndall National Institute, Lee Maltings Complex Dyke Parade, T12 R5CP, Cork, Ireland

**matthew.hall@tyndall.ie*

Abstract: An overview of advanced optical interconnects is presented in the context of co-packaged optics, including high-density optical interconnects, 3D printed micro-optics, and novel glass interposer technologies, which are key to overcoming key photonics packaging challenges.

1. Introduction

As silicon photonics becomes more complex to meet the exponentially increasing power and bandwidth demands in computing and datacentres, overcoming the challenge of optical interconnectivity remains a primary packaging challenge. Co-packaging of electronic and photonic chips are required in most practical applications of photonics. This is now being driven by CPO for data centre applications, where high edge bandwidths and low energy consumption are key requirements [1]. Meeting the demand of future systems will require both high data rates per channel and a large increase in the number of channels, and research thus far has mainly focused on the former. Therefore, efforts must now be made to facilitate a massive expansion in channel count. In addition, a shift in assembly from package- to wafer-level must be made to improve the manufacturability of co-packaged optics. As such, novel glass interposer platforms and assembly processes are being developed [2,3]. Furthermore, developments in two-photon polymerization allow the fabrication of complex-shape 3D printed micro-optics such as beam-turning collimators [4], anti-reflective surface patterns [5] and diffractive beam splitters [6], which all offer innovative routes towards high-density low-loss optical packaging of fiber-to-PIC and chip-to-chip interconnects.

2. Multi-chip co-packaged optics (CPO) and high-density optical interconnects

In previous work, we developed a scalable process to integrate fiber arrays with multiple silicon PICs on an organic substrate for a co-packaged FPGA-based multi-chip module. A compact module that coupled 168 fibers to one side of an FPGA package was demonstrated, which is a key step towards co-packaged optics exceeding 10 Tbps [7]. While the need for high-density optical interconnects is well-established for multi-chip data processors and in novel computing technologies, such as neuromorphic computing PICs, the fabrication and packaging challenges are less widely reported. Current optical interconnects are limited to the perimeter of a chip ("shoreline") with fiber arrays typically at pitches of 127 or 250 μm . An alternative approach is moving to the chip surface using grating couplers or turning prisms and shifting connectivity from a 1D to 2D configuration (Fig 1b). In this presentation, we will discuss the technologies, implications, and limitations of increasing channel density for 1D and 2D fiber-to-chip interconnects and present an optical demonstrator package which showcases an increase in optical interconnect density on-chip by a factor of 5 over a standard pitch of 127 μm .




Figure 1: (a) Edge-coupled FPGA multi-chip package with three 56-channel FAs attached to one side (b) Illustrated on-chip area reduction for one-line, two-line, and 2D matrix optical coupler arrays. (c) A demonstrator package for a 96 channel ultra-fine pitch two-line fiber array.

3. Novel interposer technologies for wafer-level packaging

Glass interposers are a promising platform for co-packaged 2.5D integration of photonic and electronic devices at higher volumes. Compared to organic substrates, glass offers low dielectric loss, high dimensional stability, optical

transparency, and a coefficient of thermal expansion closely matched to Si and InP. These properties make it ideal for integrating PICs, driver/TIA chiplets, and micro-optics with low-parasitic electrical routing and thermal management structures. Fine-pitch through-glass vias (TGVs) and multi-layer redistribution lines enable high-frequency electrical fan-out, and the transparent glass substrate allows micro-optical elements like lenses or gratings to be directly incorporated with wafer-level accurate alignment of optical elements. Etched cavities and transparent laser-welded caps create hermetic seals for sensitive components, enabling higher yields through wafer-scale assembly and testing. In this presentation, we will demonstrate scalable packaging and assembly methods through two key demonstrator CPO packages of next-generation optical communications and bio-sensing technologies based on wafer-level glass interposers, and how this interposer platform supports scaled assembly.

4. 3D printed micro-optics

Further improvements in CPO technology can be made by introducing pluggable fiber-to-PIC interconnects using beam-expanding micro-optics, a technology that has been well-reported in the literature with insertion losses as low as 0.7 dB [8]. By expanding and collimating a beam on the fiber array, which is then coupled into a refocusing lens on the PIC, the alignment tolerances of a system are significantly relaxed. However, small mode mismatches of the connectorised module, due to differences between the design and fabricated MFDs and wafer-to-wafer variation, are inevitable with fixed-design off-the-shelf micro-optics. In this presentation, we will explore how 3D printed micro-optics with beam-steering structures, collimating lenses, and anti-reflective coatings offer a route towards ultra-low loss, epoxy-free, passively aligned pluggable interfaces by better mode matching through bespoke design.




Figure 2: Novel glass interposer technologies for wafer-level scale up of PIC packaging developed in the PhotonicLEAP project: (a) full wafer (b) detailed view. (c) beam-steering fiber (left) to PIC (right) optical interconnect using 3D printed micro-optics

5. Acknowledgements

The collaborative project between Tyndall, Intel, and Columbia University on multi-chip modules was partly supported by DARPA under the CHIPS program (R00111830002). The work on high-density optical interconnects is part of the Horizon Europe funded NEUROPIC project (101098961). The work on glass interposer technologies was developed within the PhotonicLEAP project, funded through Horizon Europe (H2020-101016738).

6. References

- [1] K. Hosseini *et al.*, "8 Tbps Co-Packaged FPGA and Silicon Photonics Optical IO," in *2021 Optical Fiber Communications Conference and Exhibition (OFC)*, 2021
- [2] D. S. Kumar *et al.*, "Design of BGA style glass interposer for 2.5D integration of photonic ICs," in *2024 IEEE Photonics Conference (IPC)*, Rome, Italy, 2024, doi: 10.1109/IPC60965.2024.10799522.
- [3] K. Gradkowski *et al.*, "Recent advances in fiber-to-PIC packaging technologies for scalable manufacturing," in *Proc. SPIE Photonics West*, San Francisco, CA, USA, 2025, doi: 10.1117/12.3042451
- [4] P.-I. Dietrich *et al.*, "In situ 3D nanoprinting of free-form coupling elements for hybrid photonic integration," *Nature Photon* **12**, 241–247, 2018, doi: 10.1038/s41566-018-0133-4
- [5] Yasutaka Mizuno, Manabu Shiozaki, "3D-printed aspherical lens with moth-eye anti-reflection structure," *Proc. SPIE* 12898, Advanced Fabrication Technologies for Micro/Nano Optics and Photonics XVII, 128980R (13 March 2024), doi: 10.1117/12.2692806
- [6] A. Kyriazis *et al.*, "Monolithic Fiber-Integrated Diffractive Beam Splitter for Compact Single-Core to Multi-Core Coupling," in *IEEE Journal of Selected Topics in Quantum Electronics*, vol. 32, no. 2: 3-D Horizons in Photonics: Integrated Circuits, pp. 1-11, March-April 2026, doi: 10.1109/JSTQE.2025.3598995
- [7] M. L. Hall *et al.*, "Innovations in fibre array coupling and integration for high-bandwidth FPGA multichip packages," *Proc. SPIE* 13372, Optical Interconnects and Packaging 2025, 1337204 (20 March 2025); doi: 10.1117/12.3040471
- [8] Kamil Gradkowski *et al.*, "Demonstration of a Single-Mode Expanded-Beam Connectorized Module for Photonic Integrated Circuits," *J. Lightwave Technol.* **41**, 3470-3478 (2023)