| Title | $128 \times 128$ silicon photonic MEMS switch package using glass <br> interposer and pitch reducing fibre array |
| :--- | :--- |
| Authors | Hwang, How Yuan;Morrissey, Padraic E.;Lee, Jun Su;0'Brien, <br> Peter A.;Henriksson, Johannes; Wu, Ming C.;Seok, Tae Joon |
| Publication date | $2017-12$ |
| Original Citation | Hwang, H. Y., Morrissey, P., Lee, J. S., Brien, P. O., Henriksson, J., <br> Wu, M. C. and Seok, T. J. (2017) '128 $\times 128$ silicon photonic MEMS <br> switch package using glass interposer and pitch reducing fibre <br> array', 2017 19th Electronics Packaging Technology Conference, <br> Singapore, 6-9 Dec. (4 pp). doi:10.1109/EPTC.2017.8277436 |
| Type of publication | Article (peer-reviewed);Conference item |
| Link to publisher's <br> version | https://ieeexplore.ieee.org/document/8277436/?section=abstract <br> $-10.1109 / E P T C .2017 .8277436$ |
| Rights | © 2017 IEEE. Personal use of this material is permitted. <br> Permission from IEEE must be obtained for all other uses, in any <br> current or future media, including reprinting/republishing this <br> material for advertising or promotional purposes, creating new <br> collective works, for resale or redistribution to servers or lists, or <br> reuse of any copyrighted component of this work in other works. |
| Download date | 2024-04-19 02:04:39 |
| Item downloaded | https://hdl.handle.net/10468/6637 |
| from |  |



University College Cork, Ireland
Coláiste na hOllscoile Corcaigh

# 128 x 128 Silicon Photonic MEMS Switch Package using Glass Interposer and Pitch Reducing Fibre Array 

How Yuan Hwang ${ }^{1}$, Padraic Morrissey ${ }^{1}$, Jun Su Lee ${ }^{1}$, Johannes Henriksson ${ }^{2}$, Tae Joon Seok ${ }^{3}$, Ming C. Wu ${ }^{2}$, Peter O’Brien ${ }^{1}$ Tyndall National Institute, University College Cork, Ireland T12 R5CP<br>${ }^{2}$ Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA 94720, USA<br>${ }^{3}$ School of Electrical Engineering and Computer Sciences, Gwangju Institute of Science and Technology, South Korea howyuan.hwang@tyndall.ie


#### Abstract

We design and fabricate the packaging of $128 \times 128$ silicon photonic MEMS switch device using through glass via (TGV) interposer and pitch reducing fibre array. The switch device contains 16384 MEMS switch cells and 272 grating couplers spaced at $63.5 \mu \mathrm{~m}$ in a compact footprint of $17.4 \mathrm{~mm} \times 16 \mathrm{~mm}$. The apodised grating couplers designed for 1300 nm have an insertion loss of $2.5 \mathrm{~dB} /$ facet at $10^{\circ}$ coupling angle. The 0.5 mm thick glass interposer contains 512 electrical vias while the pitch reducing optical coupling array is polished to $40^{\circ}$ for planar coupling.

\section*{Introduction} 


Fig. 1. Cisco VNI forecasts 278 exabyte per month of IP traffic by 2021 [1].
The growth in data traffic (Fig. 1), which is projected to increase at a compound annual growth rate (CAGR) of $24 \%$ over the next 5 years [1] has warranted higher capacity and energy efficient optical network switching system, with silicon photonic platform as an attractive candidate. Existing data centre networks typically use a multi-stage folded Clos topology and electronic packet routers between servers, increasing cost, cabling and thermal management complexity [2]. Silicon photonic on the other hand allows the integration of highly dense optical and electronic structures and mass production through the use of existing complementary metaloxide semiconductor (CMOS) architectures, making all optical switching possible on a single chip. Various switching architectures based on silicon photonic have been proposed such as electro-optic [3], thermo-optic [4] and MEMS [5] switching mechanisms. In this paper, the authors discuss in detail the packaging components of the $128 \times 128$ MEMSactuated silicon photonic switching device that can address the future data traffic requirement.

## Silicon photonic MEMS switch architecture and packaging

The operating principle of the MEMS switch mirrors classical parallel plate electrostatic actuators. A switching element $(\mathrm{N})$ consists of a movable $90^{\circ}$ bend coupler waveguide that is suspended above the intersections of horizontal and
vertical bus waveguides when the cell is under OFF state. When a potential difference is applied (ON state), the movable coupler waveguide is brought into close vicinity of the bus waveguide, allowing a $90^{\circ}$ turn in the optical signal's propagation path. This switching architecture is thus scalable to $\mathrm{N} \times \mathrm{N}$ ports as the optical switching loss is independent of the number of switching elements. The operating principle is illustrated in Fig. 2 and more details about the architecture can be found in [6].


Fig. 2. Illustration of MEMS architecture and actuation under the influence of potential difference - (a) OFF and (b) ON.
The challenge in packaging and integrating a switch device consisting of Nx N switching elements at sub-system level however is the large number of electrical interconnects that has to be addressed. For an $\mathrm{N} x \mathrm{~N}$ switch device, $\mathrm{N}^{2}$ electrical interconnects is needed. The authors have previously demonstrated the packaging of $12 \times 12$ switch array that has $\mathrm{N}^{2}$ electrical interconnects through the use of single metal layer aluminum nitride interposer with $25 \mu \mathrm{~m}$ line width and space (L/S) [7]. Increasing the number of packaged ports will require either a reduction in $\mathrm{L} / \mathrm{S}$, increasing the number of transmission lines layers or a combination of the two.

By exploiting the hysteresis of the electrostatic actuators however, the $\mathrm{N}^{2}$ electrical interconnects can be reduced to 2 N through row / column addressing scheme [8]. Fig. 3 illustrates the difference between individual $\left(\mathrm{N}^{2}\right)$ and row / column ( 2 N ) addressing schemes. Assuming the current device is fabricated using individual addressing scheme, the number of electrical interconnects that has to be connected will be 16384. On the other hand, with row / column addressing scheme, a minimum of only 256 electrical interconnects is required. With this approach, the authors are able to expand the number of packaged ports from $12 \times 12$ previously to $128 \times 128$ ports while keeping the design of electrical interconnects on interposer and test board manageable. While row / column addressing would require only 256 electrical pads for $128 \times 128$ switching elements, the current version of MEMS switch has a
total of 512 electrical bond pads to allow for symmetrical bonding configuration. The fabricated switch device is shown in Fig. 4.
(a)

(b)


Fig. 3. Difference between (a) individual and (b) row / column addressing schemes. The latter approach reduces the number of electrical interconnects from $\mathrm{N}^{2}$ to 2 N .


Fig. 4. The $128 \times 128$ MEMS switch device to be packaged.
272 optical couplers (input and drop ports) are evenly distributed on the north and south of the image.
In this paper, the authors propose the packaging of a high density MEMS-based silicon photonic switch through full flipchip assembly. Through glass via (TGV) interposers and pitch-
reducing optical coupling array are used as the electrical and optical interfaces between switch device and sub-system respectively. An overview of the proposed packaging is shown in Fig. 5.


Fig. 5. Overview of the MEMS switch packaging and flipchip assembly approach.
Solder bumps are first formed on the device and test board bond pads. The glass interposer and MEMS device are then flip-chip onto the test board and interposer sequentially and reflowed. As the fabricated MEMS device is not capped, solder flux and underfill will not be used between the device and interposer to prevent flux residue contamination or resin filling the gap between coupler and bus waveguides. The board assembly is then flipped and assembled on a mechanical submount for optical coupling from both sides, one at a time as alignment can be done using the optical shunts. The waveguide arrays are finally secured using UV resin and transferred to a casing, ready for testing.

## Electrical packaging design and materials



Fig. 6. Only two sides of the device are available for electrical transmission lines routing due to optical coupling requirements.
Unlike typical electronic packaging, in which 4 sides of an interposer or test board can be used for electrical transmission lines fan-out, additional optical coupling requirement on silicon photonic reduces this freedom to three or fewer sides. For the current MEMS switch device, there are only two available sides for transmission lines routing on the interposer (Fig. 6). Due to
this limitation, the interposer is designed based on two layer redistribution lines (2L-RDL) with $25 \mu \mathrm{~m}$ line width and space (Fig. 7). While a smaller line width and space, for example 15 $\mu \mathrm{m}$ would allow all 512 transmission lines to be routed within a single layer, the authors decided to proceed with 2L-RDL as part of an ongoing effort to demonstrate the process capability as well as for future applications.

The interposer has rows of $\phi 50 \mu \mathrm{~m}$ bond pads mirroring the device on one surface, with $\phi 200 \mu \mathrm{~m}$ bond pads matching the test board on the other. Layer 1 and 2 are on the same surface interfacing the switch while layer 3 interfaces with the test board. These two surfaces are connected via $\phi 40 \mu \mathrm{~m}$ copperfilled vertical vias through the $500 \mu \mathrm{~m}$ thick glass. The glass interposer has been fabricated through the following sequence on an 8 " glass wafer - via drilling, via filling, chemicalmechanical polishing, redistribution lines (RDL) patterning, electroplating and dicing.
(a)

(b)

> (i) Via drill
(iii) CMP


Fig. 7. (a) Design of the TGV interposer, in which the red denotes layer 1 and green layer 2 RDLs, (b) TGV interposer fabrication flow and (c) SEM images of drilled and filled TGVs.
The second component that has to be designed in order to address 512 electrical interconnects is the test board. Similar to the interposer, only two directions of the test board can be used to route the transmission lines as the remaining two has to be kept clear for optical coupling. A five-layer test board is used to route the minimum amount of 256 electrical interconnects to actuate the MEMS switch. Fig. 8 shows the dense transmission lines within the test board and the fabricated board.


Fig. 8. (a) The 3D model illustrating the electrical transmission lines within and (b) the test board fabricated.

## Optical packaging design and materials

Aside from 2 N electrical interconnects, there are also 2 N optical interconnects that has to be addressed. On the switch device, a total of 276 grating couplers are evenly distributed in linear fashion on two opposite sides of the device (Fig. 4). The couplers have a pitch of $63.5 \mu \mathrm{~m}$ in order to reduce the length of waveguides and thus overall size of the device. The fibre insertion loss of these apodised grating couplers are 2.5 $\mathrm{dB} /$ facet at $10^{\circ}$ angle of incident and 1310 nm wavelength.

Instead of conventional fibre array unit, the authors have opted to use ion-exchanged waveguide array in order to address the smaller than conventional optical coupler pitch of $63.5 \mu \mathrm{~m}$ on the device. From packaging integrity point of view, a planar coupling approach is better than vertical coupling at $10^{\circ}$ due to the size of the coupling array and the number of fibre pigtails that has to be managed but this often comes at the expense of additional transmission loss of approximately 0.8 dB per facet.


Fig. 9. Design of the ion-exchanged waveguide array and fibre array units. The device coupling facet is polished to $40^{\circ}$ and deposited with aluminum.
The specifications of the ion-exchanged waveguide array are shown in Fig. 9. The pitch of the ion-exchanged waveguides
increases gradually from $63.5 \mu \mathrm{~m}$ to $127 \mu \mathrm{~m}$ from one end to another. The smaller waveguide pitch facet is polished to $40^{\circ}$ and coated with aluminum while the larger waveguide pitch facet is polished to $8^{\circ}$ for regular fibre array butt coupling. The reason for using additional aluminum coating on the $40^{\circ}$ facet instead of relying on just total internal reflection is due buried depth of the waveguides. Unlike typical fibre array meant for planar coupling in which the fibre cores are approximately 65 $\mu \mathrm{m}$ from the coupling surface, the waveguides here are buried only $10 \mu \mathrm{~m}$ away. Any unintentional optical epoxy climb at the $40^{\circ}$ polished facet would render the unit useless.

The butt coupling of the fibre array unit onto the ionexchanged waveguide array unit also proves to be challenging due to its large size. With 136-channels and $127 \mu \mathrm{~m}$ pitch, both units have a width of approximately 20 mm , exacerbating rotational axes alignment. The authors also observed uneven insertion losses across the channels due to the bowing of fibre array unit (Fig. 10). After multiple fabrication improvements, the final array developed (Fig. 11) showed consistent insertion losses between 0.6 to 1.2 dB across all 136-channels.


Fig. 10. Large variation of insertion losses between fibre array unit and ion-exchanged waveguide array due to bowing of fibre array unit.


Fig. 11. The final 136-channels ion-exchanged waveguide array unit. Channel to channel insertion losses varied between 0.6 to 1.2 dB .

## Conclusions

We have proposed, designed and fabricated all the necessary components to demonstrate the largest digital silicon photonic MEMS switch at the moment (to our best knowledge). Testing and characterization of the package are ongoing at the
point of writing and results will be available in future publications.

## Acknowledgments

This project is a collaboration between the Center for Integrated Access Network (CIAN), United States and the Irish Photonic Integration Center (IPIC), Ireland. The packaging activity has been supported by Science Foundation Ireland (SFI) under grant number 12/RC/2276.

## References

1. "The zettabyte era: Trends and analysis," White Paper, Cisco, June 2017.
2. A. Singh, J. Ong, A. Agarwal, G. Anderson, A. Armistead, R. Bannon, S. Bowing, G. Desai, B. Felderman, P. Germano, A. Kanagala, H. Liu, J. Provost, J. Simmons, E. Tanda, J. Wanderer, U. Holzle, S. Stuart, A. Vahdat, "Jupiter Rising: A Decade of Clos Topologies and Centralized Control in Google's Datacenter Network," Communications of the ACM, vol. 59, no. 9, pp. 88-97, 2016.
3. M. Yang et al., "Non-blocking $4 \times 4$ electro-optic silicon switch for on-chip photonic networks", Opt. Exp., vol. 19, no. 1, pp. 47-54, Jan. 2011.
4. S. Nakamura, S. Yanagimachi, H. Takeshita, A. Tajima, T. Hino, K. Fukuchi, "Optical switches based on silicon photonics for ROADM application", IEEE J. Sel. Topics Quantum Electron., vol. 22, no. 6, pp. 185-193, Nov./Dec. 2016.
5. T. J. Seok, N. Quack, S. Han, R. S. Muller, M. C. Wu, "Highly Scalable digital silicon photonic MEMS Switches", J. Lightw. Technol., vol. 34, no. 2, pp. 365-371, Jan. 2016.
6. T. J. Seok, N. Quack, S. Han, R. S. Muller, and M. C. Wu, "Large-scale broadband digital silicon photonic switches with vertical adiabatic couplers," Optica, vol. 3, no. 1, pp. 64-70, 2016.
7. H. Y. Hwang, J. S. Lee, T. J. Seok, A. Forencich, H. R. Grant, D. Knutson, N. Quack, S. Han, R. S. Muller, G. C. Papen, M. C. Wu, P. O'Brien, "Flip Chip Packaging of Digital Silicon Photonics MEMS Switch for Cloud Computing and Data Centre," IEEE Photonics Journal, Vol. 9, No. 3, pp. 1-10, June 2017.
8. N. Quack, T. J. Seok, S. Han, R. S. Muller and M. C. Wu, "Scalable Row/Column Addressing of Silicon Photonic MEMS Switches," IEEE Photonics Technology Letters, Vol. 28, No. 5, p. 5610564, 2016.
