

Title	(Invited) The inversion behaviour of narrow band gap MOS systems: experimental observations, physics based simulations and applications
Authors	Hurley, Paul K.;Monaghan, Scott;O'Connor, Eamon;Caruso, Enrico;Cherkaoui, Karim;Floyd, Liam;Povey, Ian M.;Alan, David;Millar, John;Peralagu, Uthayasankaran;Thayne, Iain G.
Publication date	2017-01
Original Citation	Hurley, P.K., Monaghan, S., O'Connor, E., Caruso, E., Cherkaoui, K., Floyd, L., Povey, I.M., Millar, D.A.J., Peralagu, U. and Thayne, I.G. [2017] '(Invited)The inversion behaviour of narrow band gap MOS systems: experimental observations, physics based simulations and applications', ECS Meeting Abstracts, MA2017-02(14), pp. 850–850. doi: 10.1149/MA2017-02/14/850.
Type of publication	Conference item
Link to publisher's version	https://doi.org/10.1149/MA2017-02/14/850 - 10.1149/MA2017-02/14/850
Rights	© 2017
Download date	2024-05-01 20:27:29
Item downloaded from	https://hdl.handle.net/10468/14130



UCC

University College Cork, Ireland
Coláiste na hOllscoile Corcaigh

The Inversion Behaviour of Narrow Band Gap MOS Systems: Experimental Observations, Physics Based Simulations and Applications

P. K. Hurley¹, Scott Monaghan¹, Eamon O'Connor², Enrico Caruso³, Karim Cherkaoui⁴, Liam Floyd⁴, Ian M Povey⁴, David Alan John Millar⁵, Uthayasankaran Peralagu⁵ and Iain G Thayne⁵

¹ Tyndall National Institute and Dept. of Chemistry, University College Cork, Ireland

² IBM, Zurich Research Laboratory, Switzerland

³ Università degli Studi di Udine, Italy

⁴ Tyndall National Institute, University College Cork, Ireland

⁵ University of Glasgow, UK

Impedance spectroscopy of the metal-oxide semiconductor (MOS) system has played a central role in the development of silicon-based complementary MOS (CMOS) technology over the past 50 years [1, 2]. With current research interest into alternative semiconductor channels to silicon for MOSFET and tunnel FET technologies, the measurement and interpretation of the overall impedance of the MOS structure requires detailed analysis to separate and quantify the contribution of interface states, and near interface traps (border traps), on the capacitance and conductance response, and to separate the contribution of these electrically active defect states from the *ac* response of minority carriers in the case of genuine inversion of the semiconductor/dielectric interface.

There has been considerable progress in recent years in reducing the interface state density (D_{it}) [3-5], in narrow gap $\text{In}_x\text{Ga}_{1-x}\text{As}$ MOS structures to the point where genuine surface inversion can be observed for both *n*- and *p*-type $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ MOS capacitors, which is confirmed by analysis of the minimum capacitance of *n*- and *p*-type $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ MOS structure with doping concentration ranging from approximately 1×10^{16} to $1 \times 10^{18} \text{ cm}^{-3}$ [6]. In this presentation we will provide an overview of the experimental relationship between specific functions of the capacitance (*C*) and conductance (*G*) for the case of narrow band gap III-V MOS structures which exhibit genuine surface inversion, where the capacitance and conductance of the MOS system as a function of *ac* angular frequency (ω) are related, and in particular, the peak values of G/ω and $-dC/d\log_e(\omega)$ ($\equiv -\omega dC/d\omega$) are equal, and that these peak magnitudes occur at the same value of ω [7]. The relationship is also confirmed by physics based *ac* simulations of MOS structures and through analysis of the equivalent circuit model in inversion. Results will be presented for InGaAs and InGaSb MOS structures (Al_2O_3 and $\text{Al}_2\text{O}_3/\text{HfO}_2$ ALD oxides) where genuine inversion of the III-V/oxide surface is confirmed by the G/ω and $-dC/d\log_e(\omega)$ functions, which have peak values of $C_{ox}^2/2(C_{ox}+C_d)$ when the surface is inverted (where C_{ox} is the gate oxide capacitance and C_d is the maximum capacitance of the semiconductor surface in inversion). In the case of *p* type InGaSb MOS structures, it is also notable that the accumulation frequency dispersion is very low (< 0.7 %/decade) indicating a reduced density of border traps at energies in the Al_2O_3 gate oxide aligning with the $\text{In}_{0.3}\text{Ga}_{0.7}\text{Sb}$ valence band edge, which is approximately aligned with the lowest energy in the $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ conduction band gamma valley.

Finally, experimental results and physics based simulations will be presented, which indicate that the peak values of G/ω and $-dC/d\log_e(\omega)$ in inversion for any MOS system which demonstrates an inversion response within the typical range of temperatures and *ac* signal frequencies employed in experiments, opens a route to determine the gate oxide capacitance in inversion (where the gate oxide field and gate leakage are reduced), and that the angular frequency associated with the peak values of the G/ω and $-dC/d\log_e(\omega)$ functions allows the determination of the minority carrier generation rate in the semiconductor, which is relevant to the leakage currents in MOSFETs and the optical performance in photonic applications.

[1] E. H. Nicollian and J. R. Brews, *MOS Physics and Technology*, New York, NY, USA, Wiley, 1982

[2] E. H. Nicollian and A. Goetzberger, "The Si-SiO₂ interface—Electrical properties as determined by the metal-insulator-silicon conductance technique", *Bell Syst. Tech. J.* **46** (6), 1055-1133 (1967)

[3] É. O'Connor *et al.*, *J. Appl. Phys.* **109** (2), 024101 (2011)

[4] H.-D. Trinh *et al.*, *Appl. Phys. Lett.* **97** (4), 042903-1–042903-3 (2010)

[5] T. D. Lin *et al.*, "Realization of high-quality HfO₂ on In_{0.53}Ga_{0.47}As by *in-situ* atomic-layer-deposition", *Appl. Phys. Lett.* **100** (17), 172110 (2012)

[6] E. O'Connor, K. Cherkaoui, S. Monaghan, B. Sheehan, I. M. Povey, and P. K. Hurley, *Appl. Phys. Lett.* **110** (03), 032902 (2017)

[7] Scott Monaghan, Éamon O'Connor, Rafael Rios, Fahmida Ferdousi, Liam Floyd, Eimear Ryan, Karim Cherkaoui, Ian M. Povey, Kellin J. Kuhn, and Paul K. Hurley, *IEEE Transaction on Electron Devices* **61**, 4176 (2014)