Mixed signal compensation of sampling errors in ADCs due to noisy DPLL clock sources

Files in this item

This item appears in the following Collection(s)

© 2021, Hao Zheng. Except where otherwise noted, this item's license is described as © 2021, Hao Zheng.
This website uses cookies. By using this website, you consent to the use of cookies in accordance with the UCC Privacy and Cookies Statement. For more information about cookies and how you can disable them, visit our Privacy and Cookies statement