Architectures for maximum-sequence-length digital delta-sigma modulators

Hosseini, Kaveh; Kennedy, Michael Peter

doi:10.1109/TCSII.2008.2004537

UCC | UCC Library | IRIS

CORA Home

→
College of Science, Engineering and Food Science
→
Electrical and Electronic Engineering
→
Electrical and Electronic Engineering - Journal Articles
→
View Item

Show simple item record

dc.contributor.author	Hosseini, Kaveh
dc.contributor.author	Kennedy, Michael Peter
dc.date.accessioned	2010-03-29T12:04:04Z
dc.date.available	2010-03-29T12:04:04Z
dc.date.issued	2008-04
dc.identifier.citation	Hosseini, K., Kennedy, M.P., 2008. Architectures For Maximum-Sequence-Length Digital Delta-Sigma Modulators. IEEE Transactions On Circuits and Systems II - Express Briefs, 55(11), pp.1104-1108.	en
dc.identifier.volume	55	en
dc.identifier.issued	11	en
dc.identifier.startpage	1104	en
dc.identifier.endpage	1108	en
dc.identifier.issn	1549-7747
dc.identifier.uri	http://hdl.handle.net/10468/134
dc.identifier.doi	10.1109/TCSII.2008.2004537
dc.description.abstract	In this paper, we extend the idea developed in some of our earlier works of using output feedback to make the quantization step in a digital delta-sigma modulator (DDSM) appear prime. This maximizes the cycle lengths for constant inputs, spreading the quantization error over the maximum number of frequency terms, and consequently, minimizing the power per tone. We show how this concept can be applied to multibit higher order error-feedback modulators (EFMs). In addition, we show that the idea can be implemented in a class of single-quantizer DDSMs (SQ-DDSM) where STF (z) = z(-L) and NTF (z) = (1 - Z(-1))(L).	en
dc.description.sponsorship	Science Foundation Ireland (Grant 02/IN.1/I45)	en
dc.format.mimetype	application/pdf	en
dc.language.iso	en	en
dc.publisher	IEEE	en
dc.rights	©2008 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.	en
dc.subject	Digital delta-sigma modulators	en
dc.subject	Error-feedback modulator	en
dc.subject	Maximum sequence length	en
dc.subject	Multibit quantizer	en
dc.subject	Noise shaping	en
dc.subject	Quantization noise	en
dc.subject.lcsh	Digital modulation	en
dc.title	Architectures for maximum-sequence-length digital delta-sigma modulators	en
dc.type	Article (peer-reviewed)	en
dc.internal.authorcontactother	Michael Peter Kennedy, Vice President Research, University College Cork, Cork, Ireland. +353-21-490-3000 Email: vpresearch@ucc.ie	en
dc.internal.availability	Full text available	en
dc.date.updated	2010-03-26T16:05:15Z
dc.description.version	Published Version	en
dc.internal.rssid	722200
dc.internal.wokid	175191887
dc.contributor.funder	Science Foundation Ireland	en
dc.description.status	Peer reviewed	en
dc.identifier.journaltitle	IEEE Transactions On Circuits and Systems II - Express Briefs	en
dc.internal.IRISemailaddress	peter.kennedy@ucc.ie	en