We propose a novel scheme employing complementary data inputs to overcome the patterning normally associated with semiconductor optical amplifier based gates and demonstrate the scheme experimentally at 42.6Gb/s. The scheme not only avoids introducing patterning during switching, but also compensates for much of the patterning present on theinput data. A novel gate was developed for the experiment to provide the complementary signals required for the scheme.
This website uses cookies. By using this website, you consent to the use of cookies in accordance with the UCC Privacy and Cookies Statement. For more information about cookies and how you can disable them, visit our Privacy and Cookies statement