

Title	Sodium silicate as an enabler for wafer bonding of glass substrates and lids
Authors	Gupta, Parnika;O'Brien, Joseph;Lee, Jun Su;Hwang, How Yuan;Gradkowski, Kamil;Morrissey, Padraic E.;O'Brien, Peter
Publication date	2024-06
Original Citation	Gupta, P., O'Brien, J., Lee, J. S., Hwang, H. Y., Gradkowski, K., Morrissey, P. E. and O'Brien, P. (2024) 'Sodium silicate as an enabler for wafer bonding of glass substrates and lids', NordPac 2024, Tampere, Finland, June 11-13.
Type of publication	Article (peer-reviewed)
Rights	© 2024, IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.
Download date	2024-09-17 15:03:39
Item downloaded from	https://hdl.handle.net/10468/16157

Sodium silicate as an enabler for wafer bonding of glass substrates and lids

Parnika Gupta, Joseph O' Brien, Jun Su Lee, How Yuan Hwang, Kamil Gradkowski, Padraic E. Morrissey, Peter O' Brien
Tyndall National Institute, Cork, Ireland
Email: parnika.gupta@tyndall.ie

Abstract— The outgassing challenge associated with using polymer-based die-attach adhesives for vacuum seal photonic packages is addressed in this extended abstract. In addition to this, die movement can occur after high temperature anodic bonding of the lid/cap wafer and substrate wafer due to low glass transition temperature of polymer based adhesive systems. This presents a challenge for photonic packages where photonic chip's positional accuracy is critical. Silicate based adhesives are presented as a solution to enable vacuum seal packaging of photonic chips.

Keywords— Sodium silicate; lid wafer; wafer bonding; curing; photonic package

I. INTRODUCTION

The packaging of photonic components using glass substrates has gained momentum in recent times [1,2]. Glass substrates offer many advantages for photonic packaging such as optical waveguide routing, low-loss electrical transmission, thermal isolation and mechanical stability [3]. The integration of photonic chips, electronic chips and optical components on glass substrates can be done on a wafer scale. To facilitate the process, encapsulation or capping of these packages becomes a cost-sensitive factor during the assembly [4]. In this paper, the authors are discussing the use of sodium silicate bonding for chip/micro-optical components attachment in glass substrate cavities, which can withstand the wafer-to-wafer bonding mechanisms to support the package capping/integration functions.

The necessity of hermetic sealing/capping for high-performance optical detection systems such as infrared detectors leads us to consider wafer-level vacuum assemblies. These wafer-level assemblies can be carried out through various direct and indirect wafer-bonding approaches [5]. The processing and operating temperatures of these wafer-bonding schemes play an integral role in the selection of adhesive/solder materials required to assemble the chips and micro-optical components in glass-based wafer-scale photonic packages. In this case, we highlight the use of sodium silicate bonding of chips in wafer cavities to assist anodic wafer-to-wafer bonding.

II. EXPERIMENT AND RESULTS

The authors propose the use of sodium silicate bonding to enable the wafer-level anodic bonding of the cap glass wafer and the substrate glass wafer. In this study, the 100mm diameter borofloat 33 Pyrex wafers of thickness 1mm and 0.5mm are used. The 1mm thick borofloat substrate wafer is coated with 0.2 μ m polysilicon on both sides. This wafer is then isotropically

wet-etched using concentrated HF with an etch rate of 7 μ m/min to create 5.1mm \times 5.1mm \times 0.8mm square cavities in the wafer. This is followed by the removal of the polysilicon mask and embedding of the 5mm \times 5mm \times 0.5mm silicon chips in these square substrate cavities with sodium silicate bonding. The 0.5mm thick borofloat cap wafer is covered with 0.2 μ m polysilicon which is etched at the cavities position corresponding to the substrate wafer. The substrate wafer and the cap wafer are then aligned using the semi-flat and anodically-bonded using the EVG 501 wafer bonder. This anodic bonding is carried out at 600V, 400 $^{\circ}$ C and an applied pressure of 500N. The main focus of using sodium silicate bonding for the chips inside the substrate cavity is the ability of the oxide bond to withstand the high pressure and temperature during the anodic bonding process. The application of sodium silicate (Merck 105621) in the glass cavity is done by first changing the viscosity of the sodium silicate solution, which is heated to 75 $^{\circ}$ C for 1 minute to increase its' viscosity. Once the solution becomes more viscous, it is easier to handle and deposit in the substrate cavity. A Finetech flip-chip bonder is used for uniformly placing the chips inside the cavity and the subassembly is then placed on the hot plate at 100 $^{\circ}$ C for 2 hours with a placement accuracy of $\pm 3\mu$ m across the chip. The placement accuracy needed for the pick and place of micro-optical components can be even more constrained depending on the mode size of the coupled elements. This helps with the removal of the remaining moisture out of the bonding zone and the wafer is put upside down to check the bonding of the chips in the substrate cavity. This substrate wafer is then capped with the cap glass wafer using anodic bonding as mentioned before. The process flow and the embedded chips in wafer cavity with and without cap wafer are shown in Fig.1 and Fig.2 respectively.




Fig. 1. Fabrication and bonding process flow for embedding chips in glass substrate wafer cavity followed by bonding the cap glass wafer.

The shear strength of a 25mm² silicon test chip attached to a glass substrate using sodium silicate bonding is measured to be 5 kg thus qualifying the MIL-STD-883E standard. This concept holds importance as it can potentially be used for building out a photonic assembly with micro-optical components, where the micro-optical assembly process need not be dependent on the solder reflow hierarchy. As most epoxies and solders have reliability challenges at higher operating temperatures (>250°C-300°C) [6], we need the assembly to be compatible with the thermal variations experienced by the package. This method can be taken further to facilitate optical coupling between photonic chips on glass substrates and waveguides in glass lids as seen in Fig.3.




Fig. 2. (a) Embedded test chips in a cavity etched 1mm thick glass substrate wafer, cavities using sodium silicate bonding followed by (b) anodic bonded glass cap wafer on top of the chip embedded substrate wafer with 200 nm polysilicon film in the middle of the wafers.




Fig. 3. A glass-based photonic package using sodium silicate enabled wafer-to-wafer bonding mechanism suitable for high operating temperatures.

The epoxy/solder/die attach film attachment of the chips and micro-optical components to the substrate can be substituted with sodium silicate bonding, which has more thermal stability that can withstand temperature variations due to its high glass transition temperature ($\approx 450^\circ\text{C}$) [7, 8]. This then enables the hermetic anodic bonding of the substrate wafer and the cap wafer. The focus points to further facilitate the silicate bonding would be to maintain positional accuracy and bondline thickness of the bonded chips/components with viscosity tuning of the silicate solution, silicate solution dispensation methods, moisture absorption of the silicate bond and avoiding voids/bubbles in the cured silicate bond.

III. DISCUSSION

As anodic bonding can induce mechanical deformation of the bonded wafer [5], the silicate bonding of components can also be taken further to enable other wafer bonding schemes

such as 3D bonding of glass wafers through solder reflow, hybrid plasma bonding etc. This is because the silicate bond can withstand the temperatures required for the reflow of the solder microbumps, Cu-Cu hybrid bonding and annealing. The cap wafer and glass substrate can be aligned through active or passive mechanisms depending on the alignment accuracy required across multiple devices on the wafer while testing. This approach also allows micromachining of the assembly for placing heat spreaders such as copper blocks or micro-thermoelectric coolers underneath ensuring thermal management of the photonic device. However, the precise wafer-to-wafer alignment can be a factor leading to increased process complexity and cost. The pros and cons of using the sodium silicate bonding method are listed in Table I below.

TABLE I. PROS AND CONS OF SODIUM SILICATE ADHESIVE

	PROS	CONS
Thermal Properties	Can withstand processing temperatures up to 400°C [8]	Needs fillers for increasing thermal conductivity [MB600S Master Bond Polymer System]
Electrical properties	High volume resistivity [MB600 Master Bond Polymer System]	Can be used for electromagnetic shielding with the addition of fillers [MB600S Master Bond Polymer System]
Mechanical Properties	Ability to fill high aspect ratio gaps due to low viscosity prior to curing [9]	Good dimensional stability with mechanical pressing [10], need fillers for CTE tuning [9]
Microfabrication Compatibility	Can be spin coated or spray coated [9, 10]	High sodium content [9]
Curing Conditions	Volume can be controlled through syringes	High cure time [MB600 Master Bond Polymer System]

Thus, choosing the appropriate wafer bonding mechanism based on the alignment tolerance required by a particular application will play a huge role in the selection of the silicate bonding process. Also, looking at the pros and cons of the silicate bonding procedure, fillers will be needed to build out a composite to cater to the electrical and thermal demands of advanced photonic packages which requires further investigation. The CMOS incompatibility of sodium silicate also pushes further investigation into other silicate materials suitable for wafer-scale glass based packages [11].

REFERENCES

[1] P. Gupta et al., "Impact of Through Glass Vias Filling on the Performance of Passive Thermal Cooling in Photonic Packages," in 2022 IEEE 9th

- Electronics System-Integration Technology Conference (ESTC), 13-16 Sept. 2022 2022, pp. 391-397, doi: 10.1109/ESTC55720.2022.9939531.
- [2] L. Ranno et al., "Integrated Photonics Packaging: Challenges and Opportunities," *ACS Photonics*, vol. 9, no. 11, pp. 3467-3485, 2022/11/16 2022, doi: 10.1021/acsp Photonics.2c00891.
- [3] L. Brusberg, H. Schröder, M. Töpfer, and H. Reichl, "Photonic System-in-Package technologies using thin glass substrates," in 2009 11th Electronics Packaging Technology Conference, 9-11 Dec. 2009 2009, pp. 930-935, doi: 10.1109/EPTC.2009.5416411.
- [4] S. J. Bleiker, M. M. Visser Taklo, N. Lietaer, A. Vogl, T. Bakke, and F. Niklaus, "Cost-Efficient Wafer-Level Capping for MEMS and Imaging Sensors by Adhesive Wafer Bonding," *Micromachines*, vol. 7, no. 10, p. 192, 2016. [Online]. Available: <https://www.mdpi.com/2072-666X/7/10/192>.
- [5] Y. Qin, M. M. R. Howlader, and M. J. Deen, "Low-Temperature Bonding for Silicon-Based Micro-Optical Systems," *Photonics*, vol. 2, no. 4, pp. 1164-1201, 2015. [Online]. Available: <https://www.mdpi.com/2304-6732/2/4/1164>.
- [6] H. Zhang et al., "Failure analysis and reliability evaluation of silver-sintered die attachment for high-temperature applications," *Microelectronics Reliability*, vol. 94, pp. 46-55, 2019/03/01/ 2019, doi: <https://doi.org/10.1016/j.microrel.2019.02.002>.
- [7] M. Tomozawa, M. Takata, J. Acocella, E. Bruce Watson, and T. Takamori, "Thermal properties of Na₂O-3SiO₂ glasses with high water content," *Journal of Non-Crystalline Solids*, vol. 56, no. 1, pp. 343-348, 1983/07/01/ 1983, doi: [https://doi.org/10.1016/0022-3093\(83\)90491-X](https://doi.org/10.1016/0022-3093(83)90491-X).
- [8] E. V. Belova, Y. A. Kolyagin, and I. A. Uspenskaya, "Structure and glass transition temperature of sodium-silicate glasses doped with iron," *Journal of Non-Crystalline Solids*, vol. 423-424, pp. 50-57, 2015/09/01/ 2015, doi: <https://doi.org/10.1016/j.jnoncrysol.2015.04.039>.
- [9] J. C. McRae et al., "Sodium Metasilicate-Based Inorganic Composite for Heterogeneous Integration of Microsystems," *IEEE Transactions on Components, Packaging and Manufacturing Technology*, vol. 11, no. 1, pp. 144-152, 2021, doi: 10.1109/TCPMT.2020.3043367.
- [10] Y. Xu, S. Wang, Y. Wang, and D. Chen, "A modified low-temperature wafer bonding method using spot pressing bonding technique and water glass adhesive layer," *Japanese Journal of Applied Physics*, vol. 57, 2018.
- [11] R. T. Benz et al., "Silicate-Based Packaging Materials for Heterogeneous Integration of Microsystems," *IEEE Transactions on Components, Packaging and Manufacturing Technology*, vol. 14, no. 3, pp. 368-375, 2024, doi: 10.1109/TCPMT.2024.3371252.