Access to this article is restricted until 12 months after publication by request of the publisher. Restriction lift date: 2026-09-26
Flip-chip bonded micro-thermoelectric coolers for on-chip thermal management in integrated photonics
| dc.check.date | 2026-09-26 | en |
| dc.check.info | Access to this article is restricted until 12 months after publication by request of the publisher | en |
| dc.contributor.author | Kaur, Rajvinder | en |
| dc.contributor.author | Tanwar, Amit | en |
| dc.contributor.author | O’Brien, Peter | en |
| dc.contributor.author | Razeeb, Kafil M. | en |
| dc.contributor.funder | Research Ireland | en |
| dc.contributor.funder | Science Foundation Ireland | en |
| dc.contributor.funder | European Regional Development Fund | en |
| dc.contributor.funder | HORIZON EUROPE Framework Programme | en |
| dc.date.accessioned | 2025-10-08T08:39:22Z | |
| dc.date.available | 2025-10-08T08:39:22Z | |
| dc.date.issued | 2025-09-26 | en |
| dc.description.abstract | Thermal management is a key challenge in high-density integrated photonics, where local hotspots destabilize the wavelength of the photonic device and degrade overall performance. Unlike conventional cooling strategies, micro-thermoelectric coolers (micro-TECs) offer a compact, solid-state, microfabrication-compatible solution for localized, on-chip cooling and precise thermal management. In this work, micro-TEC devices are fabricated on Si/SiO2 substrate using electrodeposited n-type Bi2Te3 and p-type CuSbTe thermoelectric materials. The 4.4 × 4.4 mm2-sized devices comprise n- and p-type thermoelectric leg-pairs with a 150 × 150 µm2 cross-sectional area and 13 µm height, which are electrically connected by top and bottom Au interconnects via a flip-chip bonding approach. The fabricated devices achieve net cooling of 1.2 K at 100 mA and 0.71 K at 75 mA at room temperature. Results indicate that high electrical contact resistance at the bonding interfaces limits the cooling performance. Further, COMSOL simulations predict a net cooling of 6.18 K when the leg height is increased to 60 µm and the contact resistivity is reduced to 10-11 Ω.m2. This study provides quantitative design guidelines for micro-TEC interfaces and geometry and demonstrates the feasibility of direct micro-TEC integration onto silicon platforms for on-chip thermal management of photonic components. | en |
| dc.description.status | Peer reviewed | en |
| dc.description.version | Accepted Version | en |
| dc.format.mimetype | application/pdf | en |
| dc.identifier.articleid | 128468 | en |
| dc.identifier.citation | Kaur, R., Tanwar, A., O’Brien, P. and Razeeb, K. M. (2025) 'Flip-chip bonded micro-thermoelectric coolers for on-chip thermal management of integrated photonic devices', Applied Thermal Engineering, 280(5), 128468 (10pp). https://doi.org/10.1016/j.applthermaleng.2025.128468 | en |
| dc.identifier.doi | 10.1016/j.applthermaleng.2025.128468 | en |
| dc.identifier.endpage | 10 | en |
| dc.identifier.issn | 1359-4311 | en |
| dc.identifier.issued | 5 | en |
| dc.identifier.journaltitle | Applied Thermal Engineering | en |
| dc.identifier.startpage | 1 | en |
| dc.identifier.uri | https://hdl.handle.net/10468/17980 | |
| dc.identifier.volume | 280 | en |
| dc.language.iso | en | en |
| dc.publisher | Elsevier Ltd. | en |
| dc.relation.ispartof | Applied Thermal Engineering | en |
| dc.relation.project | info:eu-repo/grantAgreement/SFI/Research Centres Programme/12/RC/2276/IE/I-PIC Irish Photonic Integration Research Centre/ | en |
| dc.relation.project | info:eu-repo/grantAgreement/EC/HE::HORIZON-RIA/101160642/EU/RECYCLING INDUSTRIAL WASTE HEAT THROUGH THE APPLICATION OF THERMOPHOTOVOLTAIC AND THERMOELECTRIC: A NOVEL HYBRID TECHNOLOGY FOR ELECTRICITY GENERATION/INFERNO | en |
| dc.rights | © 2025, Elsevier Ltd. All rights are reserved, including those for text and data mining, AI training, and similar technologies. | en |
| dc.rights.uri | https://creativecommons.org/licenses/by-nc-nd/4.0/ | en |
| dc.subject | Micro-thermoelectric cooler | en |
| dc.subject | Electrodeposition | en |
| dc.subject | Thin film | en |
| dc.subject | Flip-chip bonding | en |
| dc.title | Flip-chip bonded micro-thermoelectric coolers for on-chip thermal management in integrated photonics | en |
| dc.type | Article (peer-reviewed) | en |
| dc.type | journal-article | en |
| oaire.citation.volume | 280 | en |
Files
Original bundle
1 - 2 of 2
Loading...
- Name:
- Revised_Manuscript_unmarked.pdf
- Size:
- 1.89 MB
- Format:
- Adobe Portable Document Format
- Description:
- Accepted Version
Loading...
- Name:
- 1-s2.0-S1359431125030601-mmc1.docx
- Size:
- 5.14 MB
- Format:
- Microsoft Word XML
- Description:
- Supplementary Data
License bundle
1 - 1 of 1
Loading...
- Name:
- license.txt
- Size:
- 2.71 KB
- Format:
- Item-specific license agreed upon to submission
- Description:
