Architectures for maximum-sequence-length digital delta-sigma modulators

Simple item page
dc.contributor.authorHosseini, Kaveh
dc.contributor.authorKennedy, Michael Peter
dc.contributor.funderScience Foundation Irelanden
dc.date.accessioned2010-03-29T12:04:04Z
dc.date.available2010-03-29T12:04:04Z
dc.date.issued2008-04
dc.date.updated2010-03-26T16:05:15Z
dc.description.abstractIn this paper, we extend the idea developed in some of our earlier works of using output feedback to make the quantization step in a digital delta-sigma modulator (DDSM) appear prime. This maximizes the cycle lengths for constant inputs, spreading the quantization error over the maximum number of frequency terms, and consequently, minimizing the power per tone. We show how this concept can be applied to multibit higher order error-feedback modulators (EFMs). In addition, we show that the idea can be implemented in a class of single-quantizer DDSMs (SQ-DDSM) where STF (z) = z(-L) and NTF (z) = (1 - Z(-1))(L).en
dc.description.sponsorshipScience Foundation Ireland (Grant 02/IN.1/I45)en
dc.description.statusPeer revieweden
dc.description.versionPublished Versionen
dc.format.mimetypeapplication/pdfen
dc.identifier.citationHosseini, K., Kennedy, M.P., 2008. Architectures For Maximum-Sequence-Length Digital Delta-Sigma Modulators. IEEE Transactions On Circuits and Systems II - Express Briefs, 55(11), pp.1104-1108.en
dc.identifier.doi10.1109/TCSII.2008.2004537
dc.identifier.endpage1108en
dc.identifier.issn1549-7747
dc.identifier.issued11en
dc.identifier.journaltitleIEEE Transactions On Circuits and Systems II - Express Briefsen
dc.identifier.startpage1104en
dc.identifier.urihttps://hdl.handle.net/10468/134
dc.identifier.volume55en
dc.language.isoenen
dc.publisherIEEEen
dc.rights©2008 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.en
dc.subjectDigital delta-sigma modulatorsen
dc.subjectError-feedback modulatoren
dc.subjectMaximum sequence lengthen
dc.subjectMultibit quantizeren
dc.subjectNoise shapingen
dc.subjectQuantization noiseen
dc.subject.lcshDigital modulationen
dc.titleArchitectures for maximum-sequence-length digital delta-sigma modulatorsen
dc.typeArticle (peer-reviewed)en
Files
Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
KH_ArchitecturesPV2008.pdf
Size:
596.66 KB
Format:
Adobe Portable Document Format
Description:
Published Version
Download
License bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
license.txt
Size:
4.04 KB
Format:
Item-specific license agreed upon to submission
Description:
Download
Collections
Electrical and Electronic Engineering - Journal Articles