Efficient error detection for NTT using algebraic invariants (AIC) checking for PQC and FHE on FPGA

Simple item page
dc.contributor.authorPaul, Rourab
dc.contributor.authorBaidya, Paresh
dc.contributor.authorMandal, Swagata
dc.contributor.authorGuha, Krishnendu
dc.date.accessioned2026-08-20T13:45:01Z
dc.date.available2026-08-20T13:45:01Z
dc.date.issued2026-07-08
dc.description.abstractPolynomial multiplication is the most computationally demanding arithmetic operation used in many Post-Quantum Cryptographic (PQC) and Fully Homomorphic Encryption (FHE) algorithms. The Number Theoretic Transform (NTT) is the most efficient technique for performing polynomial multiplication in these schemes. However, at the implementation level, NTT designs used in PQC and FHE are vulnerable to information leakage due to intentional fault injection attacks. Preventing both intentional and unintentional faults has become a major concern for next-generation secure processors. In this regard, we introduce Full and Partial Recomputation–based Algebraic Invariant Checking (FR-AIC and PR-AIC) schemes to robustly safeguard the arithmetic operations of the NTT processing element (PE). The FR-AIC achieves a high fault detection rate, and the lightweight PR-AIC offers reduced hardware overhead at the cost of a slightly lower detection capability. The proposed architecture is scalable across different NTT variants, supporting arbitrary polynomial sizes (n), the number of polynomial coefficients) and data widths (log q), thereby making it suitable for a wide range of PQC and FHE applications. Furthermore, the design is fully compatible with multi-PE parallel architectures, enabling efficient acceleration to meet high-throughput NTT performance requirements. Extensive simulations and fault-injection emulation of multiple NTT variants implemented on an Artix-7 FPGA for PQC and FHE applications show that the proposed fault detection mechanism efficiently detects nearly 100% of faults without introducing any latency overhead. The area and energy overheads of our schemes are tolerable for practical implementations of NTT.en
dc.description.versionPublished Version
dc.format.extent20
dc.format.mimetypeapplication/pdfen
dc.identifier.articleid70
dc.identifier.authororcidPaul, Rourab
dc.identifier.authororcidBaidya, Paresh
dc.identifier.authororcidMandal, Swagata
dc.identifier.authororcidGuha, Krishnendu§0000-0003-1139-9582
dc.identifier.citationPaul, R, Baidya, P, Mandal, S & Guha, K 2026, 'Efficient error detection for NTT using algebraic invariants (AIC) checking for PQC and FHE on FPGA', ACM Transactions on Embedded Computing Systems, vol. 25, no. 4, 70, pp. 1-20. https://doi.org/10.1145/3822512
dc.identifier.doi10.1145/3822512
dc.identifier.endpage20
dc.identifier.issn1539-9087
dc.identifier.issued4
dc.identifier.journaltitleACM Transactions on Embedded Computing Systems
dc.identifier.otherORCID: /0000-0003-1139-9582/work/224439919
dc.identifier.startpage1
dc.identifier.urihttps://hdl.handle.net/10468/19132
dc.identifier.volume25
dc.language.isoen
dc.publisherAssociation for Computing Machinery
dc.relation.urihttps://www.scopus.com/pages/publications/105045955393
dc.rights© 2026, Copyright held by the owner/author(s). This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.
dc.rights.accessrightsopen access
dc.rights.licensenameAttribution-NonCommercial-NoDerivatives 4.0 International
dc.rights.urihttps://creativecommons.org/licenses/by-nc-nd/4.0/
dc.statusPeer reviewed
dc.subjectFault detection
dc.subjectFHE
dc.subjectFPGA
dc.subjectNTT
dc.subjectPQC
dc.subject[ComputerScience]
dc.titleEfficient error detection for NTT using algebraic invariants (AIC) checking for PQC and FHE on FPGAen
dc.typeArticle (peer-reviewed)
Files
Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
3822512.pdf
Size:
289.5 KB
Format:
Adobe Portable Document Format
Download
Collections
School of Computer Science and Information Technology