Semiconductor nanowire fabrication via bottom-up & top-down paradigms

dc.contributor.advisorHolmes, Justin D.
dc.contributor.authorHobbs, Richard G.
dc.contributor.funderIrish Research Council for Science Engineering and Technologyen
dc.date.accessioned2012-02-23T17:30:33Z
dc.date.available2012-02-23T17:30:33Z
dc.date.issued2011-10
dc.date.submitted2012-02-22
dc.description.abstractSemiconductor nanowires are pseudo 1-D structures where the magnitude of the semiconducting material is confined to a length of less than 100 nm in two dimensions. Semiconductor nanowires have a vast range of potential applications, including electronic (logic devices, diodes), photonic (laser, photodetector), biological (sensors, drug delivery), energy (batteries, solar cells, thermoelectric generators), and magnetic (spintronic, memory) devices. Semiconductor nanowires can be fabricated by a range of methods which can be categorised into one of two paradigms, bottom-up or top-down. Bottom-up processes can be defined as those where structures are assembled from their sub-components in an additive fashion. Top-down fabrication strategies use sculpting or etching to carve structures from a larger piece of material in a subtractive fashion. This seminar will detail a number of novel routes to fabricate semiconductor nanowires by both bottom-up and top-down paradigms. Firstly, a novel bottom-up route to fabricate Ge nanowires with controlled diameter distributions in the sub-20 nm regime will be described. This route details nanowire synthesis and diameter control in the absence of a foreign seed metal catalyst. Additionally a top-down route to nanowire array fabrication will be detailed outlining the importance of surface chemistry in high-resolution electron beam lithography (EBL) using hydrogen silsesquioxane (HSQ) on Ge and Bi2Se3 surfaces. Finally, a process will be described for the directed self-assembly of a diblock copolymer (PS-b-PDMS) using an EBL defined template. This section will also detail a route toward selective template sidewall wetting of either block in the PS-b-PDMS system, through tailored functionalisation of the template and substrate surfaces.en
dc.description.statusNot peer revieweden
dc.description.versionAccepted Versionen
dc.format.mimetypeapplication/pdfen
dc.identifier.citationHobbs, R.G., 2011. Semiconductor nanowire fabrication via bottom-up & top-down paradigms. PhD Thesis, University College Cork.en
dc.identifier.urihttps://hdl.handle.net/10468/535
dc.language.isoenen
dc.publisherUniversity College Corken
dc.rights© 2011, Richard G. Hobbsen
dc.rights.urihttp://creativecommons.org/licenses/by-nc-nd/3.0/en
dc.subjectSemiconductor nanowiresen
dc.subjectElectron beam lithographyen
dc.subjectNanofabricationen
dc.subject.lcshGermaniumen
dc.subject.lcshNanoelectronicsen
dc.subject.lcshNanowiresen
dc.titleSemiconductor nanowire fabrication via bottom-up & top-down paradigmsen
dc.typeDoctoral thesisen
dc.type.qualificationlevelDoctoralen
dc.type.qualificationnamePhD (Chemistry)en
Files
Original bundle
Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
Hobbs_RG_PhD2011.pdf
Size:
7.01 MB
Format:
Adobe Portable Document Format
Description:
Full text available
License bundle
Now showing 1 - 2 of 2
Loading...
Thumbnail Image
Name:
license.txt
Size:
5.75 KB
Format:
Item-specific license agreed upon to submission
Description:
Loading...
Thumbnail Image
Name:
RichardHobbsLicence.pdf
Size:
145.81 KB
Format:
Adobe Portable Document Format
Description:
License