A 2-MS/s, 11.22 ENOB, extended input range SAR ADC with improved DNL and offset calculation
dc.contributor.author | Asghar, Sohail | |
dc.contributor.author | Afridi, Sohaib Saadat | |
dc.contributor.author | Pillai, Anu | |
dc.contributor.author | Schuler, Anita | |
dc.contributor.author | de la Rosa José | |
dc.contributor.author | O'Connell, Ivan | |
dc.contributor.funder | Enterprise Ireland | en |
dc.contributor.funder | European Regional Development Fund | en |
dc.contributor.funder | Junta de Andalucía | en |
dc.date.accessioned | 2020-02-18T12:16:22Z | |
dc.date.available | 2020-02-18T12:16:22Z | |
dc.date.issued | 2018-11 | |
dc.date.updated | 2020-02-18T12:06:05Z | |
dc.description.abstract | A 12-bit successive approximation register analog-to-digital converter (ADC) with extended input range is presented. Employing an input sampling scaling technique, the presented ADC can digitize the signals with an input range of 3.2 V pp-d (±1.33 V REF ). The circuit also includes a comparator offset compensation technique that results in a residual offset of less than 0.5 LSB. The chip has been designed and implemented in a 0.13-μm CMOS process and demonstrates the state-of-the-art performance, featuring an SNDR of 69.3 dB and the SFDR of 79 dB without requiring any calibration. Total power consumption of the ADC is 0.9 mW, with a measured differential non-linearity of 1.2/-1.0 LSB and INL of 2.3/-2.2 LSB. | en |
dc.description.sponsorship | Enterprise Ireland (with MCCI under the Innovation Partnership Programme under Grant IP/2013/0257); Junta de Andalucía (Spanish & Andalusian Government (with support from European RDF under Contract TEC2016-75151-C3-3-R and Contract P12-TIC-1481)) | en |
dc.description.status | Peer reviewed | en |
dc.description.version | Accepted Version | en |
dc.format.mimetype | application/pdf | en |
dc.identifier.citation | Asghar, S., Afridi, S. S., Pillai, A., Schuler, A., Rosa, J. M. d. l. and O’Connell, I. (2018) 'A 2-MS/s, 11.22 ENOB, Extended Input Range SAR ADC With Improved DNL and Offset Calculation', IEEE Transactions on Circuits and Systems I: Regular Papers, 65(11), pp. 3628-3638. doi: 10.1109/TCSI.2018.2852761 | en |
dc.identifier.doi | 10.1109/TCSI.2018.2852761 | en |
dc.identifier.endpage | 3638 | en |
dc.identifier.issn | 1558-0806 | |
dc.identifier.issued | 11 | en |
dc.identifier.journaltitle | IEEE Transactions On Circuits And Systems I: Regular Papers | en |
dc.identifier.startpage | 3628 | en |
dc.identifier.uri | http://hdl.handle.net/10468/9657 | |
dc.identifier.volume | 65 | en |
dc.language.iso | en | en |
dc.publisher | Institute of Electrical and Electronics Engineers (IEEE) | en |
dc.relation.uri | https://ieeexplore.ieee.org/document/8439041 | |
dc.rights | © 2018 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. | en |
dc.subject | Analogue-digital conversion | en |
dc.subject | CMOS integrated circuits | en |
dc.subject | Comparators (circuits) | en |
dc.subject | Integrated circuit design | en |
dc.subject | Comparator offset compensation technique | en |
dc.subject | Offset calculation | en |
dc.subject | Input sampling scaling technique | en |
dc.subject | Successive approximation register analog-to-digital converter | en |
dc.subject | Extended Input Range SAR ADC | en |
dc.subject | DNL | en |
dc.subject | CMOS process | en |
dc.subject | Noise figure 69.3 dB | en |
dc.subject | Noise figure 79.0 dB | en |
dc.subject | Power 0.9 mW | en |
dc.subject | Size 0.13 mum | en |
dc.subject | Capacitors | en |
dc.subject | Linearity | en |
dc.subject | Parasitic capacitance | en |
dc.subject | Calibration | en |
dc.subject | Monitoring | en |
dc.subject | Analog-to-digital converters | en |
dc.subject | SAR | en |
dc.subject | Comparator offset | en |
dc.subject | Capacitor segmentation | en |
dc.subject | Feedback control system | en |
dc.title | A 2-MS/s, 11.22 ENOB, extended input range SAR ADC with improved DNL and offset calculation | en |
dc.type | Article (peer-reviewed) | en |