A parallel and pipelined implementation of a Pascal-simplex based two asset option pricer on FPGA using OpenCL
O'Mahony, Aidan T.
Popovici, Emanuel M.
Institute of Electrical and Electronics Engineers (IEEE)
With the resurgence of hardware for financial technology, several methods for accelerating financial option pricing have been investigated. This paper presents the first architecture and implementation of a two-asset option pricer based on Pascal’s simplex, which takes advantage of the parallelism and pipelining offered by FPGA technology. The theory that this architecture is constructed from is based on a recombining multinomial tree approach which in turn is a generalization of the binomial tree model. Furthermore, we show that while a significant difficulty exists in efficiently maintaining the intermediate values required for the computation, a solution exists in the form of FIFOs. Our implementation, on an Intel Stratix 10 GX FPGA, is based on the OpenCL framework and can compute 6250 two asset option prices per second for a time step of 100 and the pipelining of the option value computation show a 25 times improvement when a 50-step pipeline is created.
Finance , FPGA , OpenCL , European option , Field programmable gate arrays , Acceleration , Pricing , Simplex , Multiple assets
O'Mahony, A., Zeidan, G., Hanzon, B. and Popovici, E. (2020) ‘A parallel and pipelined implementation of a Pascal-simplex based two asset option pricer on FPGA using OpenCL’, NorCAS 2020, IEEE Nordic Circuits and Systems Conference, 27-28 October, Oslo, Norway, Virtual Conference, (6 pp).
© 2020 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works