Stress modelling of multi level interconnect schemes for future deep submicron device generations
| dc.contributor.author | Gonzales Montes DeOca, Carlos | |
| dc.contributor.author | Foley, Sean | |
| dc.contributor.author | Mathewson, Alan | |
| dc.contributor.author | Rohan, James F. | |
| dc.contributor.editor | Tsoukalas, D. | |
| dc.contributor.editor | Tsamis, C. | |
| dc.date.accessioned | 2019-04-02T13:41:35Z | |
| dc.date.available | 2019-04-02T13:41:35Z | |
| dc.date.issued | 2001-09 | |
| dc.date.updated | 2019-04-02T13:34:29Z | |
| dc.description.abstract | Copper and low dielctric constantant (k) materials are poised to become the dominant interconnect scheme for integrated circuits for the future because of the low resistance and capacitance that they offer which can improve circuit performance by more than 30% over conventional interconnect schemes. This paper addresses the thermomechanical stresses in the Cu/Low k interconnect scheme through numerical simulation and identifies the locations of maximum stress in the structure with view to providing information on the impact that different dielectric materials have on the stress distribution in the interfaces between metals and dielectric layers. | en |
| dc.description.status | Peer reviewed | en |
| dc.description.uri | https://www.springer.com/gp/book/9783211837085?wt_mc=ThirdParty.SpringerLink.3.EPR653.About_eBook#otherversion=9783709162446 | en |
| dc.description.version | Accepted Version | en |
| dc.format.mimetype | application/pdf | en |
| dc.identifier.citation | Gonzales Montes De Oca , C., Foley, S., Mathewson, A. and Rohan, J. F. (2001) 'Stress Modelling of Multi Level Interconnect Schemes For Future Deep Submicron Device Generations', SISPAD 01: Simulation of Semiconductor Processes and Devices, Athens, Greece, 5-7 September, Vienna: Springer Vienna, pp. 364-367. doi: 10.1007/978-3-7091-6244-6 | en |
| dc.identifier.doi | 10.1007/978-3-7091-6244-6_83 | |
| dc.identifier.endpage | 367 | en |
| dc.identifier.isbn | 978-3-7091-7278-0 | |
| dc.identifier.startpage | 364 | en |
| dc.identifier.uri | https://hdl.handle.net/10468/7692 | |
| dc.language.iso | en | en |
| dc.publisher | Springer | en |
| dc.relation.ispartof | SISPAD 2001: Proceedings of the International Conference on Simulation of Semiconductor Devices and Processes | |
| dc.relation.uri | https://link.springer.com/chapter/10.1007/978-3-7091-6244-6_83 | |
| dc.rights | © 2001 Springer-Verlag Wien | en |
| dc.subject | Titanium nitride | en |
| dc.subject | Copper layer | en |
| dc.subject | Finite element modelling simulation Thermomechanical stress | en |
| dc.subject | Metal barrier | en |
| dc.title | Stress modelling of multi level interconnect schemes for future deep submicron device generations | en |
| dc.title.alternative | Stress modeling of multi level interconnect schemes for future deep submicron device generations | en |
| dc.type | Conference item | en |
