Organic functionalisation, doping and characterisation of semiconductor surfaces for future CMOS device applications
dc.check.chapterOfThesis | 5,6 | |
dc.check.embargoformat | Both hard copy thesis and e-thesis | en |
dc.check.opt-out | Not applicable | en |
dc.check.reason | This thesis is due for publication or the author is actively seeking to publish this material | en |
dc.contributor.advisor | Holmes, Justin D. | en |
dc.contributor.advisor | Mcglacken, Gerard P. | en |
dc.contributor.author | O'Connell, John Joseph | |
dc.contributor.funder | Science Foundation Ireland | en |
dc.date.accessioned | 2016-09-01T10:50:30Z | |
dc.date.issued | 2016 | |
dc.date.submitted | 2016 | |
dc.description.abstract | Organic Functionalisation, Doping and Characterisation of Semiconductor Surfaces for Future CMOS Device Applications Semiconductor materials have long been the driving force for the advancement of technology since their inception in the mid-20th century. Traditionally, micro-electronic devices based upon these materials have scaled down in size and doubled in transistor density in accordance with the well-known Moore’s law, enabling consumer products with outstanding computational power at lower costs and with smaller footprints. According to the International Technology Roadmap for Semiconductors (ITRS), the scaling of metal-oxide-semiconductor field-effect transistors (MOSFETs) is proceeding at a rapid pace and will reach sub-10 nm dimensions in the coming years. This scaling presents many challenges, not only in terms of metrology but also in terms of the material preparation especially with respect to doping, leading to the moniker “More-than-Moore”. Current transistor technologies are based on the use of semiconductor junctions formed by the introduction of dopant atoms into the material using various methodologies and at device sizes below 10 nm, high concentration gradients become a necessity. Doping, the controlled and purposeful addition of impurities to a semiconductor, is one of the most important steps in the material preparation with uniform and confined doping to form ultra-shallow junctions at source and drain extension regions being one of the key enablers for the continued scaling of devices. Monolayer doping has shown promise to satisfy the need to conformally dope at such small feature sizes. Monolayer doping (MLD) has been shown to satisfy the requirements for extended defect-free, conformal and controllable doping on many materials ranging from the traditional silicon and germanium devices to emerging replacement materials such as III-V compounds This thesis aims to investigate the potential of monolayer doping to complement or replace conventional doping technologies currently in use in CMOS fabrication facilities across the world. | en |
dc.description.status | Not peer reviewed | en |
dc.description.version | Accepted Version | |
dc.format.mimetype | application/pdf | en |
dc.identifier.citation | O'Connell, J. J. 2016. Organic functionalisation, doping and characterisation of semiconductor surfaces for future CMOS device applications. PhD Thesis, University College Cork. | en |
dc.identifier.endpage | 196 | en |
dc.identifier.uri | https://hdl.handle.net/10468/3052 | |
dc.language.iso | en | en |
dc.publisher | University College Cork | en |
dc.relation.project | info:eu-repo/grantAgreement/SFI/SFI Principal Investigator Programme (PI)/09/IN.1/I2602/IE/Novel Nanowire Structures for Devices/ | |
dc.rights | © 2016, John Joseph O'Connell. | en |
dc.rights.uri | http://creativecommons.org/licenses/by-nc-nd/3.0/ | en |
dc.subject | InGaAs | en |
dc.subject | MLD | en |
dc.subject | XPS | en |
dc.subject | SIMS | en |
dc.subject | Monolayer | en |
dc.subject | Doping | en |
dc.subject | Shallow | en |
dc.subject | Silicon | en |
dc.subject | Surface | en |
dc.subject | Functionalisation | en |
dc.subject | Click chemistry | en |
dc.subject | Molecular layer doping | en |
dc.subject | Molecular monolayers | en |
dc.thesis.opt-out | false | |
dc.title | Organic functionalisation, doping and characterisation of semiconductor surfaces for future CMOS device applications | en |
dc.type | Doctoral thesis | en |
dc.type.qualificationlevel | Doctoral | en |
dc.type.qualificationname | PhD (Science) | en |
ucc.workflow.supervisor | j.holmes@ucc.ie |
Files
Original bundle
1 - 3 of 3
Loading...
- Name:
- O'ConnellJJ_Phd2016.pdf
- Size:
- 4.96 MB
- Format:
- Adobe Portable Document Format
- Description:
- Full Text E-thesis
Loading...
- Name:
- Abstract.pdf
- Size:
- 101.94 KB
- Format:
- Adobe Portable Document Format
- Description:
- Abstract
Loading...
- Name:
- O'ConnellJJ_Phd2016_Partial.pdf.pdf
- Size:
- 4.11 MB
- Format:
- Adobe Portable Document Format
- Description:
- Partial Restriction
License bundle
1 - 1 of 1
Loading...
- Name:
- license.txt
- Size:
- 5.62 KB
- Format:
- Item-specific license agreed upon to submission
- Description: