A 4th-order continuous-time ΔΣ modulator with improved clock jitter immunity using RTZ FIR DAC

Loading...
Thumbnail Image
Files
ICECS_2018.pdf(814.89 KB)
Accepted Version
Date
2018-12
Authors
Assom, Ian
Salgado, Gerardo
O'Hare, Daniel
O'Connell, Ivan
O'Donoghue, Keith A.
Journal Title
Journal ISSN
Volume Title
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Research Projects
Organizational Units
Journal Issue
Abstract
This paper highlights the influence of the main feedback DAC non-idealities affecting the performance of Continuous-Time Delta-Sigma Modulators (CTDSMs) in radio receiver Internet-of-Things (IoT) applications. It proposes the combination of the Return-To-Zero (RTZ) DAC pulse and Finite-Impulse-Response (FIR) DAC to have inherent Inter-Symbol-Interference immunity and reduced clock jitter sensitivity, which is crucial to meet the strict linearity and Signal-To-Noise-Distortion-Ratio (SNDR) requirements for integrated IoT radio receivers. The proposed design is validated through MATLAB® Simulink® simulations, showing that a 4th order single-bit CTDSM with RTZ + FIR DAC can achieve an SNDR performance only 3dB below the ideal even in the presence of 4.2 ps rms of clock jitter at 24 MHz sampling frequency in a 250 kHz signal bandwidth.
Description
Keywords
Continuous time filters , Delta-sigma modulation , FIR filters , Integrated circuit design , Internet of Things , Intersymbol interference , Jitter , Fourth-order single-bit CTDSM , Intersymbol-interference immunity , MATLAB-Simulink simulations , Integrated IoT radio receivers , Finite-Impulse-Response , Continuous-Time Delta-Sigma Modulators , Finite impulse response filters , Clocks , Modulation , Receivers , Sensitivity , Analog-to-Digital Conversion (ADC) , CTDSM , Radio receiver , Clock jitter , Excess Loop Delay (ELD) , ISI , Compensation , Continuous-time ΔΣ modulator , Return-to-zero finite impulse response , RTZ FIR , DAC , Radio receiver
Citation
Assom, I., Salgado, G., O'Hare, D., O'Connell, I. and O'Donoghue, K. A. (2018) 'A 4th-order continuous-time ΔΣ modulator with improved clock jitter immunity using RTZ FIR DAC', 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS 2018), Bordeaux, France, 9-12 December, pp. 725-728. doi: 10.1109/ICECS.2018.8617899
Copyright
© 2018, IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.